Real-time Multi-process Tracing Decoder Architecture
Pages 49 - 52
Abstract
Tracing is a form of logging by recording the execution information of programs. Since a large amount of data must be created and decoded in real time, a tracer composed mainly of dedicated hardware is widely used. Intel® PT records all information related to software execution from each hardware thread. When the execution of the corresponding software is completed, the accurate program flow can be indicated through the recorded trace data. The hardware trace program can be integrated into the operating system, but in the case of the Windows system, the kernel is not disclosed so tight integration is not achieved. Also, in a Windows environment, it can only trace a single process and do not provide a way to trace multiple process streams. In this paper, we propose a way of extending the PT trace program in order to overcome this shortcoming by supporting multi-process stream tracing in Windows environment.
References
[1]
Y. Liu, P. Shi, X. Wang, H. Chen, B. Zang and H. Guan. 2017. Transparent and efficient cfi enforcement with intel processor trace. The 23rd IEEE Symposium on High Performance Computer Architecture (HPCA). 529--540.
[2]
Y. Gu, Q. Zhao, Y. Zhang and Z. Lin. 2017. PT-CFI: Transparent backward-edge control flow violation detection using intel processor trace. The 7th ACM Conference on Data and Application Security and Privacy (CODASPY). 173--184.
[3]
Napoleon C. Paxton. 2016. Cloud Security: A Review of Current Issues and Proposed Solutions. International Conference on Collaboration and Internet Computing (CIC), 452--455.
[4]
S. Kang et al. 2018. A Study on Extended Processor Trace Decoder Structure for Malicious Code Detection. Journal of Information and Security, 19--24.
[5]
Tahira Mahboob, Maryam Zahid and Gulnoor Ahmad. 2016. Adopting information security techniques for cloud computing-A survey. International Conference on Information Technology, Information Systems and Electrical Engineering (ICITISEE), 7--11.
[6]
Xinyang Ge, Weidong Cui and Trent Jaeger. 2017. GRIFFIN: Guarding Control Flows using Intel Processor Trace. Proceedings of the Twenty-Second International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS'17), 585--598
[7]
Jörg Thalheim, Pramod Bhatotia and Christof Fetzer. 2016. INSPECTOR: Data Provenance Using Intel Processor Trace (PT). International Conference on Distributed Computing Systems (ICDCS), 25--34.
[8]
Khalid El Makkaoui, Abdellah Ezzati, Abderrahim Beni-Hssane and Cina Motamed. 2016. Cloud security and privacy model for providing secure cloud services. The Second International Conference on Cloud Computing Technologies and Applications (CloudTech), 81--86.
[9]
Bob Duncan, Alfred Bratterud and Andreas Happe. 2016. Enhancing cloud security and privacy: Time for a new approach. International Conference on Innovative Computing Technology (INTECH), 110--115.
[10]
WindowsIntelPT. https://github.com/intelpt/WindowsIntelPT
Index Terms
- Real-time Multi-process Tracing Decoder Architecture
Recommendations
A Flexible LDPC/Turbo Decoder Architecture
Low-density parity-check (LDPC) codes and convolutional Turbo codes are two of the most powerful error correcting codes that are widely used in modern communication systems. In a multi-mode baseband receiver, both LDPC and Turbo decoders may be ...
An iterative, multi-level, and scalable approach to comparing execution traces
ESEC-FSE '07: Proceedings of the the 6th joint meeting of the European software engineering conference and the ACM SIGSOFT symposium on The foundations of software engineeringIn this paper, we overview a new approach to comparing execution traces. Such comparison can be useful for purposes such as improving test coverage and profiling system's users. In our approach, traces are compressed into different levels of compaction ...
Probe-based syscall tracing for efficient and practical file-level test traces
AST '22: Proceedings of the 3rd ACM/IEEE International Conference on Automation of Software TestEfficiently collecting per-test execution traces is a common prerequisite of dynamic regression test optimization techniques. However, as these test traces are typically recorded through language-specific code instrumentation, non-code artifacts and ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2019 ACM.
Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]
Sponsors
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 17 June 2019
Check for updates
Author Tags
Qualifiers
- Short-paper
Funding Sources
- Ministry of Science and ICT
Conference
HPDC '19: The 28th International Symposium on High-Performance Parallel and Distributed Computing
June 25, 2019
AZ, Phoenix, USA
Acceptance Rates
SNTA '19 Paper Acceptance Rate 22 of 106 submissions, 21%;
Overall Acceptance Rate 22 of 106 submissions, 21%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 94Total Downloads
- Downloads (Last 12 months)2
- Downloads (Last 6 weeks)0
Reflects downloads up to 03 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in