More Web Proxy on the site http://driver.im/

research-article

Public Access

Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures

Authors:

Mohammad Nasim Imtiaz Khan,

Swaroop GhoshAuthors Info & Claims

ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and Design

Article No.: 25, Pages 1 - 6

https://doi.org/10.1145/3218603.3218649

Published: 23 July 2018 Publication History

Abstract

Emerging Non-Volatile Memories (NVMs) suffer from high and asymmetric read/write current and long write latency which can result in supply noise, such as supply voltage droop and ground bounce. The magnitude of supply noise depends on the old data and the new data that is being written (for a write operation) or on the stored data (for a read operation). Therefore, victim's write operation creates a supply noise which propagates to adversary's memory space. The adversary can detect victim's write initiation and can leverage faster read latency (compared to write) to further sense the Hamming Weight (HW) of the victim's write data by detecting read failures in his memory space. These attacks are specifically possible if exhaustive testing of the memory for all patterns, all possible location combinations, all possible parallel read/write conditions are not performed under bit-to-bit process variations and specified (-10°C to 90°C) and unspecified temperature ranges (i.e., less than -10°C and greater than 90°C). Simulation result indicates that adversary can sense HW of victim's (near-by) write data = 66.77%, and further narrow the range based on read/write failure characteristics. Side Channel Attacks can utilize this information to strengthen the attacks.

References

[1]

A. Nigam, C. W. Smullen, V. Mohan, E. Chen, S. Gurumurthi, and M. R. Stan, "Delivering on the promise of universal memory for spin-transfer torque ram (STT-RAM)," in IEEE/ACM International Symposium on Low Power Electronics and Design, pp. 121--126, Aug 2011.

Digital Library

[2]

D. C. Worledge, G. Hu, P. L. Trouilloud, D. W. Abraham, S. Brown, M. C. Gaidis, J. Nowak, E. J. O'Sullivan, R. P. Robertazzi, J. Z. Sun, and W. J. Gallagher, "Switching distributions and write reliability of perpendicular spin torque MRAM," in 2010 International Electron Devices Meeting, pp. 12.5.1--12.5.4, Dec 2010.

[3]

Y. Wu, S. Yu, X. Guan, and H. S. P. Wong, "Recent progress of resistive switching random access memory (RRAM)," in 2012 IEEE Silicon Nanoelectronics Workshop (SNW), pp. 1--4, June 2012.

[4]

A. Pirovano, A. L. Lacaita, F. Pellizzer, S. A. Kostylev, A. Benvenuti, and R. Bez, "Low-field amorphous state resistance and threshold voltage drift in chalcogenide materials," IEEE Transactions on Electron Devices, vol. 51, pp. 714--719, May 2004.

[5]

Y. M. Kang and S. Y. Lee, "The challenges and directions for the mass-production of highly-reliable, high-density 1T1C FRAM," in 2008 17th IEEE International Symposium on the Applications of Ferroelectrics, vol. 1, pp. 1--2, Feb 2008.

[6]

A. Chen, "A review of emerging non-volatile memory (nvm) technologies and applications," Solid-State Electronics, vol. 125, pp. 25 - 38, 2016. Extended papers selected from ESSDERC 2015.

[7]

C. J. Xue, G. Sun, Y. Zhang, J. J. Yang, Y. Chen, and H. Li, "Emerging nonvolatile memories: Opportunities and challenges," in 2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), pp. 325--334, Oct 2011.

Digital Library

[8]

A. De, M. N. I. Khan, J. Park, and S. Ghosh, "Replacing eflash with sttram in iots: Security challenges and solutions," Journal of Hardware and Systems Security, vol. 1, pp. 328--339, Dec 2017.

[9]

"Intel Optane Memory Series." https://ark.intel.com/products/97544/Intel-Optane-Memory-Series-16GB-M_2-80mm-PCIe-3_0-20nm-3D-Xpoint, 2015. {Online; accessed May-03-2018}.

[10]

S. Motaman, M. N. I. Khan, and S. Ghosh, "Novel application of spintronics in computing, sensing, storage and cybersecurity," in 2018 Design, Automation Test in Europe Conference Exhibition (DATE), pp. 125--130, March 2018.

[11]

J.-W. Jang, J. Park, S. Ghosh, and S. Bhunia, "Self-correcting STTRAM under magnetic field attacks," in Proceedings of the 52Nd Annual Design Automation Conference, DAC '15, (New York, NY, USA), pp. 77:1--77:6, ACM, 2015.

Digital Library

[12]

S. Ghosh, M. N. I. Khan, A. De, and J. W. Jang, "Security and privacy threats to on-chip Non-Volatile Memories and countermeasures," in 2016 IEEE/ACM International Conference on Computer-Aided Design (ICCAD), pp. 1--6, Nov 2016.

Digital Library

[13]

K. Shamsi and Y. Jin, "Security of emerging non-volatile memories: Attacks and defenses," in 2016 IEEE 34th VLSI Test Symposium (VTS), pp. 1--4, April 2016.

[14]

M. N. I. Khan, S. Bhasin, A. Yuan, A. Chattopadhyay, and S. Ghosh, "Side-channel attack on STTRAM based cache for cryptographic application," in 2017 IEEE International Conference on Computer Design (ICCD), pp. 33--40, Nov 2017.

[15]

R. K. Aluru and S. Ghosh, "Droop mitigating last level cache architecture for STTRAM," in Proceedings of the Conference on Design, Automation & Test in Europe, DATE '17, (3001 Leuven, Belgium, Belgium), pp. 262--265, European Design and Automation Association, 2017.

Digital Library

[16]

M. N. I. Khan and S. Ghosh, "Fault injection attacks on emerging non-volatile memory and countermeasures," in Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy, HASP '18, (New York, NY, USA), pp. 10:1--10:8, ACM, 2018.

Digital Library

[17]

M.-J. Lee, C. B. Lee, D. Lee, S. R. Lee, M. Chang, J. H. Hur, Y.-B. Kim, C.-J. Kim, D. H. Seo, S. Seo, U.-I. Chung, I.-K. Yoo, and K. Kim, "A fast, high-endurance and scalable non-volatile memory device made from asymmetric Ta2O5-x/TaO2-x bilayer structures," Nature Materials, vol. 10, pp. 625 EP -, Jul 2011. Article.

[18]

P. Y. Chen and S. Yu, "Compact modeling of RRAM devices and its applications in 1T1R and 1S1R array design," IEEE Transactions on Electron Devices, vol. 62, pp. 4022--4028, Dec 2015.

[19]

"Interconnect: Capacitance and Resistance for 65nm technology." http://ptm.asu.edu/, 2005. {Online; accessed May-03-2018}.

[20]

"Wire Capacitance and Resistance Calculator for 65nm." http://users.ece.utexas.edu/~mcdermot/vlsi- 2/Wire_Capacitance_and_Resistance_65nm.xls, 2008. {Online; accessed May-03-2018}.

[21]

I. Shao, J. M. Cotte, B. Haran, A. W. Topol, E. E. Simonyi, C. Cabral, and H. Deligianni, "An alternative low resistance MOL technology with electroplated rhodium as contact plugs for 32nm CMOS and beyond," in 2007 IEEE International Interconnect Technology Conferencee, pp. 102--104, June 2007.

[22]

X. Li, W. Zhao, Y. Cao, Z. Zhu, J. Song, D. Bang, C. C. Wang, S. H. Kang, J. Wang, M. Nowak, and N. Yu, "Pathfinding for 22nm CMOS designs using Predictive Technology Models," in 2009 IEEE Custom Integrated Circuits Conference, pp. 227--230, Sept 2009.

[23]

T. D. Happ, H. L. Lung, and T. Nirschl, "Current compliant sensing architecture for multilevel phase change memory," 2009. Patent No. US7515461B2, Filed January 5th, 2007, Issued April 7th., 2009.

[24]

"Addressing Test Time Challenges," 2017.

Cited By

Staudigl FThoma JNiesler CSturm KPelke RGermek DJoseph JGüneysu TDavi LLeupers RGupta MAbdelsalam MPritom MAwaysheh F(2024)NVM-Flip: Non-Volatile-Memory BitFlips on the System LevelProceedings of the 2024 ACM Workshop on Secure and Trustworthy Cyber-Physical Systems10.1145/3643650.3658606(11-20)Online publication date: 21-Jun-2024
https://dl.acm.org/doi/10.1145/3643650.3658606
Pathak DRanjitha KModali KTammana PAntony FAlladi T(2023)Accelerating PUF-based Authentication Protocols Using Programmable SwitchNOMS 2023-2023 IEEE/IFIP Network Operations and Management Symposium10.1109/NOMS56928.2023.10154275(1-10)Online publication date: 8-May-2023
https://doi.org/10.1109/NOMS56928.2023.10154275
Reimann LStaudigl FLeupers R(2023)Automated Information Flow Analysis for Integrated Computing-in-Memory Modules2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)10.1109/NEWCAS57931.2023.10198075(1-5)Online publication date: 26-Jun-2023
https://doi.org/10.1109/NEWCAS57931.2023.10198075
Show More Cited By

Index Terms

Information Leakage Attacks on Emerging Non-Volatile Memory and Countermeasures
1. Hardware
  1. Emerging technologies
    1. Memory and dense storage
2. Security and privacy
  1. Security in hardware
    1. Hardware attacks and countermeasures

Recommendations

Fault injection attacks on emerging non-volatile memory and countermeasures
HASP '18: Proceedings of the 7th International Workshop on Hardware and Architectural Support for Security and Privacy

Emerging Non-Volatile Memories (NVMs) suffer from high and asymmetric read/write current and long write latency which can result in supply noise such as supply voltage droop and ground bounce. The magnitude of supply noise depends on the old data and ...
Modeling, Architecture, and Applications for Emerging Memory Technologies

Editor's note:Spin-transfer torque RAM and phase-change RAM are vying to become the next-generation embedded memory, offering high speed, high density, and nonvolatility. This article discusses new opportunities and challenges presented by these two ...
Unified embedded non-volatile memory for emerging mobile markets
ISLPED '14: Proceedings of the 2014 international symposium on Low power electronics and design

Emerging mobile markets such as wearable electronics and Internet of Things necessitate innovations in embedded non-volatile memory (eNVM) for energy-efficient mobile computing and connectivity. In this paper, we briefly review how conventional eNVM has ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ISLPED '18: Proceedings of the International Symposium on Low Power Electronics and Design

July 2018

327 pages

ISBN:9781450357043

DOI:10.1145/3218603

Copyright © 2018 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 23 July 2018

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed limited

Funding Sources

National Science Foundation
DARPA Young Faculty Award
Semiconductor Research Corporation

Conference

ISLPED '18

Sponsor:

SIGDA

ISLPED '18: International Symposium on Low Power Electronics and Design

July 23 - 25, 2018

WA, Seattle, USA

Acceptance Rates

Overall Acceptance Rate 398 of 1,159 submissions, 34%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

11
Total Citations
View Citations
496
Total Downloads

Downloads (Last 12 months)80
Downloads (Last 6 weeks)4

Reflects downloads up to 12 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Staudigl FThoma JNiesler CSturm KPelke RGermek DJoseph JGüneysu TDavi LLeupers RGupta MAbdelsalam MPritom MAwaysheh F(2024)NVM-Flip: Non-Volatile-Memory BitFlips on the System LevelProceedings of the 2024 ACM Workshop on Secure and Trustworthy Cyber-Physical Systems10.1145/3643650.3658606(11-20)Online publication date: 21-Jun-2024
https://dl.acm.org/doi/10.1145/3643650.3658606
Pathak DRanjitha KModali KTammana PAntony FAlladi T(2023)Accelerating PUF-based Authentication Protocols Using Programmable SwitchNOMS 2023-2023 IEEE/IFIP Network Operations and Management Symposium10.1109/NOMS56928.2023.10154275(1-10)Online publication date: 8-May-2023
https://doi.org/10.1109/NOMS56928.2023.10154275
Reimann LStaudigl FLeupers R(2023)Automated Information Flow Analysis for Integrated Computing-in-Memory Modules2023 21st IEEE Interregional NEWCAS Conference (NEWCAS)10.1109/NEWCAS57931.2023.10198075(1-5)Online publication date: 26-Jun-2023
https://doi.org/10.1109/NEWCAS57931.2023.10198075
Khan MGhosh S(2021)Comprehensive Study of Security and Privacy of Emerging Non-Volatile MemoriesJournal of Low Power Electronics and Applications10.3390/jlpea1104003611:4(36)Online publication date: 24-Sep-2021
https://doi.org/10.3390/jlpea11040036
Sayyah Ensan SNagarajan KKhan MGhosh S(2021)SCARE: Side Channel Attack on In-Memory Computing for Reverse EngineeringIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2021.311074429:12(2040-2051)Online publication date: Dec-2021
https://doi.org/10.1109/TVLSI.2021.3110744
Nagarajan KDe AEnsan SAsh-Saki AImtiaz Khan MGhosh S(2020)Recent Advances in Emerging Technology-based Security Primitives, Attacks and Mitigation2020 IEEE 63rd International Midwest Symposium on Circuits and Systems (MWSCAS)10.1109/MWSCAS48704.2020.9184637(1104-1107)Online publication date: Aug-2020
https://doi.org/10.1109/MWSCAS48704.2020.9184637
Khan MGhosh S(2020)Assuring Security and Reliability of Emerging Non-Volatile Memories2020 IEEE International Test Conference (ITC)10.1109/ITC44778.2020.9325231(1-10)Online publication date: 1-Nov-2020
https://doi.org/10.1109/ITC44778.2020.9325231
Ferdaus FRahman M(2020)Security of Emerging Memory ChipsEmerging Topics in Hardware Security10.1007/978-3-030-64448-2_14(357-390)Online publication date: 10-Nov-2020
https://doi.org/10.1007/978-3-030-64448-2_14
Imtiaz Khan MNagarajan KGhosh S(2019)Hardware Trojans in Emerging Non-Volatile Memories2019 Design, Automation & Test in Europe Conference & Exhibition (DATE)10.23919/DATE.2019.8714843(396-401)Online publication date: Mar-2019
https://doi.org/10.23919/DATE.2019.8714843
Enan ABhuiyan M(2019)Investigation of Side Channel Leakage of FeRAM Using Discrete Wavelet Transform2019 IEEE International Conference on Telecommunications and Photonics (ICTP)10.1109/ICTP48844.2019.9041804(1-4)Online publication date: Dec-2019
https://doi.org/10.1109/ICTP48844.2019.9041804
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents