More Web Proxy on the site http://driver.im/

research-article

Improving AES Core Performance via an Advanced ASBUS Protocol

Authors:

Ming FanAuthors Info & Claims

ACM Journal on Emerging Technologies in Computing Systems (JETC), Volume 14, Issue 1

Article No.: 6, Pages 1 - 23

https://doi.org/10.1145/3110713

Published: 11 December 2017 Publication History

Abstract

Security is becoming a de-facto requirement of System-on-Chips (SoC), leading up to a significant share of circuit design cost. In this article, we propose an advanced SBUS protocol (ASBUS), to improve the data feeding efficiency of the Advanced Encryption Standard (AES) encrypted circuits. As a case study, the direct memory access (DMA) combined with AES engine and memory controller are implemented as our design-under-test (DUT) using field-programmable gate arrays (FPGA). The results show that our presented ASBUS structure outperforms the AXI-based design for cipher tests. As an example, the 32-bit ASBUS design costs less in terms of hardware resources and achieves higher throughput (1.30 ×) than the 32-bit AXI implementation, and the dynamic energy consumed by the ASBUS cipher test is reduced to 71.27% compared with the AXI test.

References

[1]

1999. AMBA specification. (1999).

[2]

2003. AMBA AXI Protocol Specification. (2003).

[3]

1999. CoreConnect Bus Architecture. (1999).

[4]

2001. Open Core Protocol Specification. (2001).

[5]

Nov. 2001. FIPS PUB 197, Advanced Encryption Standard (AES). (Nov. 2001).

[6]

2003. Wishbone BUS. (2003).

[7]

1999. Wireless LAN Medium Access Control (MAC) and Physical Layer (PHY) Specification. (1999).

[8]

2004. STBus Interconnect. (2004).

[9]

Jun. 2011. UVM 1.1 Reference Manual. (Jun. 2011).

[10]

May 2012. UVM 1.1 User Guide. (May 2012).

[11]

D. Canright. 2005. A very compact rijnael S-box. Proceedings of the 7th International Conference on Cryptographic Hardware and Embedded Systems (2005), 441--455.

Digital Library

[12]

V. Fischer and M. Drutarovsky. May 2001. Two methods of rijndael implementation in reconfigurable hardware. Proceedings of the International Workshop on Cryptographic Hardware and Embedded Systems (May 2001), 77--92.

Digital Library

[13]

R. C. Gonzalez and R. E. Woods. 2012. Digital Image Processing. Prentice-Hall, Englewood Cliffs, NJ. 68--99.

[14]

T. Good and M. Benaissa. Dec. 2012. 692-nW advanced encryption standard (AES) on a 0.13-um CMOS. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18, 12 (Dec. 2012), 1753--1757.

Digital Library

[15]

A. Hodjat and I. Verbauwhede. Apr. 2006. Area-throughput trade-offs for fully pipelined 30 to 70 Gbits/s AES processors. IEEE Trans. Comput. 55, 4 (Apr. 2006), 366--372.

Digital Library

[16]

M. McLoone and J. V. McCanny. Sept. 2001. Rijndael FPGA implementation utilizing look-up tables. Proceedings of the IEEE Workshop on Signal Processing Systems (Sept. 2001), 349--360.

[17]

M. Mozaffari-Kermani and AReyhani-Masoleh. Aug. 2012. Efficient and high-performance parallel hardware architec-tures for the AES-GCM. IEEE Trans. Comput. 61, 8 (Aug. 2012), 1165--1178.

Digital Library

[18]

B. Preneeland N. Mentens, L. Batinan and I. Verbauwhede. 2005. A systematic evaluation of compact hardware implementation for the Rijndael S-box. Proceedings of the Cryptographers’ Track at the RSA Conference (CT-RSA’05). 3376, 323--333.

Digital Library

[19]

C. Paar. 1994. Efficient VLSI architecture for bit-parallel computations in Galois field. Ph.D. Dissertation, Institute for Experimental Mathematics (1994).

[20]

V. Rijmen. 2000. Efficient implementation of the Rijndael S-box. Retrieved from http://ftp.comms.scitech.susx.ac.uk/fft/crypto/rijndael-sbox.pdf

[21]

M. Chih Chen S. Fu Hsiao and C. Shin Tu. Mar. 2006. Memory-free low-cost designs of advanced encryption standard using common subexpression elimination for sub-functions in transformations. IEEE Trans. Circuits Syst. I, Reg. Papers 53, 3 (Mar. 2006), 615--626.

[22]

A. Satoh, S. Morioka, K. Takano, and S. Munetoh. Dec. 2000. A compact Rijndael hardware architecture with S-box optimization. In Proceedings of ASIACRYPT (Dec. 2000), 239--245.

Digital Library

[23]

N. Sklavos and O. Koufopavlou. Dec. 2012. Architectures and VLSI implementations of the AES-proposal rijndael. IEEE Trans. Comput. 51, 12 (Dec. 2012), 1454--1459.

Digital Library

[24]

K. Stevens and O. A. Mohamed. 2005. Single-chip FPGA implementation of a pipelined, memory-based AES. Proceedings of the Canadian Conference on Electrical and Computer Engineering (2005), 1296--1299.

[25]

W. Suntiamorntut and W. Wittayapanpracha. Mar. 2012. The study of AES encryption for wireless FPGA node. Int. J. Commun. Info. Sci. Manage. Eng. 12, 3 (Mar. 2012), 40--46.

[26]

C. Wang, C. Chuang, and C. Wu. Apr. 2010. An efficient multimode multiplier supporting AES and fundamental operations of public-key cryptosystems. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 18, 4 (Apr. 2010), 553--563.

Digital Library

[27]

Y. Wang and Y. Ha. Jan. 2013. FPGA-based 40.9-Gbits/s masked AES with area optimization for storage area network. IEEE Trans. Circuits Syst. II. Exp. Briefs 60, 1 (Jan. 2013), 36--40.

[28]

J. Wolkerstorfer, E. Oswald, and M. Lamberger. Dec. 2000. An ASIC implementation of the AES S-boxes. Proceedings of the the Cryptographer’s Track at the RSA Conference on Topics in Cryptology (Dec. 2000), 239--245.

Digital Library

[29]

M. M. Wong, M. L. D. Wong, A. K. Nandi, and I. Hijazin. Jun. 2012. Construction of optimum composite field architecture for compact high-throughput AES S-boxes. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 20, 6 (Jun. 2012), 1151--1155.

Digital Library

[30]

X. Yang and J. Andrian. Jul. 2014a. A high performance on-chip bus (MSBUS) design and verification. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. (TVLSI) 23, 7 (Jul. 2014), 1350--1354.

[31]

X. Yang and J. Andrian. Jul. 2014b. A low-cost and high-performance embedded system architecture and an evaluation methodology. Proceedings of the 2014 IEEE Computer Society Annual Symposium on VLSI (ISVLSI) (Jul. 2014), 240--243.

Digital Library

[32]

X. Yang and W. Wen. Jan. 2017. Design of a pre-scheduled data bus (DBUS) for advanced encryption standard (AES) encrypted system-on-chips (SoCs). In Proceedings of the 22nd Asia and South Pacific Design Automation Conference (ASP-DAC’17), 506--511.

[33]

X. Yang, N. Wu, and J. Andrian. July 2015. A novel bus transfer mode (AS transfer) and a performance evaluation methodology. Elsevier, Integration, VLSI J. 52 (July 2015), 23--33.

Digital Library

[34]

X. Zhang and K. K. Parhi. Oct. 2006. On the optimum constructions of composite field for the AES algorithm. IEEE Trans. Circuits Syst. II. Exp. Briefs 53, 10 (Oct. 2006), 1153--1157.

[35]

X. Zhang and K.K. Parhi. Sept. 2004. High-speed VLSI architecture for the AES algorithm. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 12, 9 (Sept. 2004), 957--967.

Digital Library

Cited By

An ZWang WLi WLi SZhang D(2023)Securing Embedded System from Code Reuse Attacks: A Lightweight Scheme with Hardware AssistanceMicromachines10.3390/mi1408152514:8(1525)Online publication date: 29-Jul-2023
https://doi.org/10.3390/mi14081525
Yang XYang TWu L(2021)An Edge Detection IP of Low-Cost System on Chip for Autonomous VehiclesAdvances in Artificial Intelligence and Applied Cognitive Computing10.1007/978-3-030-70296-0_56(775-786)Online publication date: 15-Oct-2021
https://doi.org/10.1007/978-3-030-70296-0_56
Gajjar ADave SYang TWu LYang X(2021)An IoT-Edge-Server System with BLE Mesh Network, LBPH, and Deep Metric LearningAdvances in Artificial Intelligence and Applied Cognitive Computing10.1007/978-3-030-70296-0_55(757-773)Online publication date: 15-Oct-2021
https://doi.org/10.1007/978-3-030-70296-0_55
Show More Cited By

Index Terms

Improving AES Core Performance via an Advanced ASBUS Protocol
1. Hardware
2. Security and privacy
  1. Security in hardware
    1. Hardware security implementation
      1. Hardware-based security protocols

Recommendations

Performance Comparison of AMBA Bus-Based System-On-Chip Communication Protocol
CSNT '11: Proceedings of the 2011 International Conference on Communication Systems and Network Technologies

Modern computer system rely more and more on -- chip communication protocol to exchange data. System-on-chip (SoC) designs use bus protocols for high performance data transfer among the Intellectual Propert (IP) cores. These protocols incorporate ...
Efficient AES implementations on ASICs and FPGAs
AES'04: Proceedings of the 4th international conference on Advanced Encryption Standard

In this article, we present two AES hardware architectures: one for ASICs and one for FPGAs. Both architectures utilize the similarities of encryption and decryption to provide a high throughput using only a relatively small area. The presented ...
A fully pipelined memoryless 17.8 Gbps AES-128 encryptor
FPGA '03: Proceedings of the 2003 ACM/SIGDA eleventh international symposium on Field programmable gate arrays

A fully pipelined implementation of the Advanced Encryption Standard encryption algorithm with 128-bit input and key length (AES-128) was implemented on Xilinx' Virtex-E and Virtex-II devices. The design is called SIG-AES-E and it implements the S-boxes ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Journal on Emerging Technologies in Computing Systems

ACM Journal on Emerging Technologies in Computing Systems Volume 14, Issue 1

January 2018

289 pages

ISSN:1550-4832

EISSN:1550-4840

DOI:10.1145/3143783

Editor:
Yuan Xie
University of California, Santa Barbara, USA

Issue’s Table of Contents

Copyright © 2017 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Journal Family

ACM Journals for the Design of Smart and Connected Systems

Publication History

Published: 11 December 2017

Accepted: 01 June 2017

Received: 01 December 2016

Published in JETC Volume 14, Issue 1

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
165
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

An ZWang WLi WLi SZhang D(2023)Securing Embedded System from Code Reuse Attacks: A Lightweight Scheme with Hardware AssistanceMicromachines10.3390/mi1408152514:8(1525)Online publication date: 29-Jul-2023
https://doi.org/10.3390/mi14081525
Yang XYang TWu L(2021)An Edge Detection IP of Low-Cost System on Chip for Autonomous VehiclesAdvances in Artificial Intelligence and Applied Cognitive Computing10.1007/978-3-030-70296-0_56(775-786)Online publication date: 15-Oct-2021
https://doi.org/10.1007/978-3-030-70296-0_56
Gajjar ADave SYang TWu LYang X(2021)An IoT-Edge-Server System with BLE Mesh Network, LBPH, and Deep Metric LearningAdvances in Artificial Intelligence and Applied Cognitive Computing10.1007/978-3-030-70296-0_55(757-773)Online publication date: 15-Oct-2021
https://doi.org/10.1007/978-3-030-70296-0_55
Nkuna MEsenogho EHeymann R(2020)Integrating Smartphone Network Architecture and Data Security Techniques to Mitigate Sharp Practices in Non-Profit OrganizationsJournal of Communications10.12720/jcm.15.10.755-767(755-767)Online publication date: 2020
https://doi.org/10.12720/jcm.15.10.755-767
Yang XWu LHe XGajjar AFeng Y(2019)A Vision of Fog Systems with Integrating FPGAs and BLE Mesh NetworkJournal of Communications10.12720/jcm.14.3.210-215(210-215)Online publication date: 2019
https://doi.org/10.12720/jcm.14.3.210-215
Zhang YYang XWu LLu JSha KGajjar AHe H(2018)Exploring Slice-Energy Saving on an Video Processing FPGA Platform with Approximate ComputingProceedings of the 2nd International Conference on Algorithms, Computing and Systems10.1145/3242840.3242852(138-143)Online publication date: 27-Jul-2018
https://dl.acm.org/doi/10.1145/3242840.3242852
Gajjar AYang XWu LKoc HUnwala IZhang YFeng Y(2018)An FPGA Synthesis of Face Detection Algorithm using HAAR ClassifierProceedings of the 2nd International Conference on Algorithms, Computing and Systems10.1145/3242840.3242851(133-137)Online publication date: 27-Jul-2018
https://dl.acm.org/doi/10.1145/3242840.3242851
Wang WWang XDu PTian YZhang XHao QZhang ZXu B(2018)Embedded System Confidentiality Protection by Cryptographic Engine Implemented with Composite Field ArithmeticMATEC Web of Conferences10.1051/matecconf/201821002047210(02047)Online publication date: 5-Oct-2018
https://doi.org/10.1051/matecconf/201821002047

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents