Article

Free access

Clock design of 300MHz 128-bit 2-way superscalar microprocessor

Authors:

Fujio Ishihara,

Christian Klinger,

Ken-ichi AgawaAuthors Info & Claims

ASP-DAC '00: Proceedings of the 2000 Asia and South Pacific Design Automation Conference

Pages 647 - 652

https://doi.org/10.1145/368434.368857

Published: 28 January 2000 Publication History

PDF eReader

References

[1]

E. G. Friedman, "Clock Distribution Networks in VLSI Circuits and Systems," IEEE Press, pp.1-36, 1995.

Google Scholar

[2]

Charles F. Webb, et al., "A 400MHz S/390 Microprocessor," IEEE ISSCC Digest of Technical Papers, Vol.40, pp.168-169, 1997.

Google Scholar

[3]

D. W. Dobberpuhl, et al., "A 200-MHz 64-b Dual Issue CMOS Microprocessor," IEEE Journal of Solid State Circuits, Vol.SC-27, No.11, pp.1555-1565, 1997.

Crossref

Google Scholar

[4]

H. Fair and D. Bailey, "Clocking Design and Analysis for a 600MHz Alpha Microprocessor," IEEE ISSCC Digest of Technical Papers, Vol.41, pp.398-399, 1998.

Google Scholar

[5]

N. Rohrer, et al., "A 480MHz RISC Microprocessor in a 0.12um Leff CMOS Technology with Copper Interconnects," IEEE ISSCC Digest of Technical Papers, Vol.41, pp.240-241, 1998.

Google Scholar

[6]

K. Kutaragi, et al., "A Microprocessor with a 128b CPU, 10 Floating- Point MACs, 4 Floating-Point Dividers, and an MPEG2 Decoder," IEEE ISSCC Digest of Technical Papers, Vol.42, pp.256-257, 1999.

Google Scholar

[7]

F. Michael Raam, et al., "A High Bandwidth Superscalar Microprocessor for Multimedia Applications," IEEE ISSCC Digest of Technical Papers, Vol.42, pp.258-259, 1999.

Google Scholar

[8]

R. -S. Tsay, "Exact Zero Skew," Proceedings ICCAD 91, pp336-339, 1991.

Google Scholar

[9]

F. Minami, et al., "Clock tree synthesis based on RC delay balancing," Proceedings CICC 92, pp28.3.1-4, 1992.

Google Scholar

[10]

J. L. Neves and E. G. Friedman, "Circuit Synthesis of Clock Distribution Networks Base on Non-Zero Clock Skew," Proceedings of IEEE International Symposium on Circuits and Systems, 1994.

Google Scholar

[11]

R. Khanna, et al., "A 0.25mm x86 Microprocessor with a 100MHz Socket 7 Interface," IEEE ISSCC Digest of Technical Papers, Vol.41, pp.242-243, 1998.

Google Scholar

[12]

N. Higashi, "A 2.5GFLOPS 6.5M Polygons per Second 4-Way VLIW Geometry Processor with SIMD Instructions and a Software Bypass Mechanism,' IEEE ISSCC Digest of Technical Papers, Vol.42, pp.226- 227, 1999.

Google Scholar

Cited By

View all

Tago HHashimoto KIkumi NNagamatsu MSuzuoki MYamamoto YYoshida K(2000)Importance of CAD tools and methodology in high speed CPU designProceedings of the 2000 Asia and South Pacific Design Automation Conference10.1145/368434.368842(631-634)Online publication date: 28-Jan-2000
https://dl.acm.org/doi/10.1145/368434.368842
Tago HHashimoto KIkumi NNagamatsu MSuzuoki MYamamoto Y(2000)Importance of CAD tools and methodologies in high speed CPU designProceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)10.1109/ASPDAC.2000.835176(631-633)Online publication date: 2000
https://doi.org/10.1109/ASPDAC.2000.835176

Recommendations

The MIPS R10000 Superscalar Microprocessor

The Mips R10000 is a dynamic superscalar microprocessor that implements the 64-bit Mips-4 Instruction Set Architecture. It fetches and decodes four instructions per cycle and dynamically issues them to five fully pipelined low-latency execution units. ...
Superscalar Instruction Execution in the 21164 Alpha Microprocessor

The 21164 is a new quad-issue superscalar Alpha microprocessor. This new high-performance chip can execute 1.2 billion instructions per second. The part became available in January of 1995 and delivered SPECint92/SPECfp92 performance of 335/500 (...
The Gmicro/300 32-Bit Microprocessor

A high-end microprocessor, the Gmicro/300, based on the TRON architecture specification is described. In contrast to other RISC (reduced-instruction-set-computer) or CISC (complex-instruction-set-computer) chips, it executes an instruction with a memory ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ASP-DAC '00: Proceedings of the 2000 Asia and South Pacific Design Automation Conference

January 2000

691 pages

ISBN:0780359747

DOI:10.1145/368434

Chairman:
Kenji Yoshida
Toshiba Corp., Kawasaki, Japan

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 28 January 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASP-DAC00

Sponsor:

IEICE
IPSJ
SIGDA
IEEE-CAS

ASP-DAC00: Asia and South Pacific Design Automation Conference 2000

Yokohama, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
221
Total Downloads

Downloads (Last 12 months)40
Downloads (Last 6 weeks)9

Reflects downloads up to 08 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Tago HHashimoto KIkumi NNagamatsu MSuzuoki MYamamoto YYoshida K(2000)Importance of CAD tools and methodology in high speed CPU designProceedings of the 2000 Asia and South Pacific Design Automation Conference10.1145/368434.368842(631-634)Online publication date: 28-Jan-2000
https://dl.acm.org/doi/10.1145/368434.368842
Tago HHashimoto KIkumi NNagamatsu MSuzuoki MYamamoto Y(2000)Importance of CAD tools and methodologies in high speed CPU designProceedings 2000. Design Automation Conference. (IEEE Cat. No.00CH37106)10.1109/ASPDAC.2000.835176(631-633)Online publication date: 2000
https://doi.org/10.1109/ASPDAC.2000.835176

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

The MIPS R10000 Superscalar Microprocessor

Superscalar Instruction Execution in the 21164 Alpha Microprocessor

The Gmicro/300 32-Bit Microprocessor