Hosangadi AFallah FKastner RGielen G(2006)Optimizing high speed arithmetic circuits using three-term extractionProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131838(1294-1299)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131838
Hosangadi AFallah FKastner R(2006)Optimizing High Speed Arithmetic Circuits Using Three-Term ExtractionProceedings of the Design Automation & Test in Europe Conference10.1109/DATE.2006.244103(1-6)Online publication date: 2006
https://doi.org/10.1109/DATE.2006.244103
Yu ZYu MWillson ARabaey J(2001)Signal representation guided synthesis using carry-save adders for synchronous data-path circuitsProceedings of the 38th annual Design Automation Conference10.1145/378239.378560(456-461)Online publication date: 22-Jun-2001
https://dl.acm.org/doi/10.1145/378239.378560

Recommendations

Logic Networks of Carry-Save Adders

logic networks of carry-save adders such as high-speed multipliers, multioperand adders, and double-rail input parallel adders are designed based on the parallel adders with a minimum number of NOR gates discussed in [1]. After a discussion of the ...
Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders

Residue generator is an essential building block of encoding/decoding circuitry for arithmetic error detecting codes and binary-to-residue number system (RNS) converter. In either case, a residue generator is an overhead for a system and as such it ...
Fault-Tolerant Carry-Save Adders

In this correspondence a design of fault-tolerant carry-save adders is presented. The design of fault-tolerant carry-save adders is of practical interest since in most of the modem day computers a carry-save adder is an essential circuit. We will also ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ASP-DAC '00: Proceedings of the 2000 Asia and South Pacific Design Automation Conference

January 2000

691 pages

ISBN:0780359747

DOI:10.1145/368434

Chairman:
Kenji Yoshida
Toshiba Corp., Kawasaki, Japan

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 28 January 2000

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

ASP-DAC00

Sponsor:

IEICE
IPSJ
SIGDA
IEEE-CAS

ASP-DAC00: Asia and South Pacific Design Automation Conference 2000

Yokohama, Japan

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
260
Total Downloads

Downloads (Last 12 months)42
Downloads (Last 6 weeks)9

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Hosangadi AFallah FKastner RGielen G(2006)Optimizing high speed arithmetic circuits using three-term extractionProceedings of the conference on Design, automation and test in Europe: Proceedings10.5555/1131481.1131838(1294-1299)Online publication date: 6-Mar-2006
https://dl.acm.org/doi/10.5555/1131481.1131838
Hosangadi AFallah FKastner R(2006)Optimizing High Speed Arithmetic Circuits Using Three-Term ExtractionProceedings of the Design Automation & Test in Europe Conference10.1109/DATE.2006.244103(1-6)Online publication date: 2006
https://doi.org/10.1109/DATE.2006.244103
Yu ZYu MWillson ARabaey J(2001)Signal representation guided synthesis using carry-save adders for synchronous data-path circuitsProceedings of the 38th annual Design Automation Conference10.1145/378239.378560(456-461)Online publication date: 22-Jun-2001
https://dl.acm.org/doi/10.1145/378239.378560

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Logic Networks of Carry-Save Adders

Design of Residue Generators and Multioperand Modular Adders Using Carry-Save Adders

Fault-Tolerant Carry-Save Adders