More Web Proxy on the site http://driver.im/

research-article

Open access

On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments

Authors:

Petar Radojković,

Sylvain Girbal,

Arnaud Grasset,

Eduardo Quiñones,

Francisco J. CazorlaAuthors Info & Claims

ACM Transactions on Architecture and Code Optimization (TACO), Volume 8, Issue 4

Article No.: 34, Pages 1 - 25

https://doi.org/10.1145/2086696.2086713

Published: 26 January 2012 Publication History

Abstract

Commercial Off-The-Shelf (COTS) processors are now commonly used in real-time embedded systems. The characteristics of these processors fulfill system requirements in terms of time-to-market, low cost, and high performance-per-watt ratio. However, multithreaded (MT) processors are still not widely used in real-time systems because the timing analysis is too complex. In MT processors, simultaneously-running tasks share and compete for processor resources, so the timing analysis has to estimate the possible impact that the inter-task interferences have on the execution time of the applications.

In this paper, we propose a method that quantifies the slowdown that simultaneously-running tasks may experience due to collision in shared processor resources. To that end, we designed benchmarks that stress specific processor resources and we used them to (1) estimate the upper limit of a slowdown that simultaneously-running tasks may experience because of collision in different shared processor resources, and (2) quantify the sensitivity of time-critical applications to collision in these resources. We used the presented method to determine if a given MT processor is a good candidate for systems with timing requirements. We also present a case study in which the method is used to analyze three multithreaded architectures exhibiting different configurations of resource sharing. Finally, we show that measuring the slowdown that real applications experience when simultaneously-running with resource-stressing benchmarks is an important step in measurement-based timing analysis. This information is a base for incremental verification of MT COTS architectures.

References

[1]

ACROSS. ARTEMIS CROSS-domain architecture. http://www.across-project.eu.

[2]

Andritsopoulos, F., Papastefanos, S., Georgakarakos, G., and Doumenis, G. 2007. Reliable multicast H.264 video streaming for surveillance applications. In Proceedings of the IEEE 18th International Symposium on Personal, Indoor and Mobile Radio Communications.

[3]

Atom Z530. 2009. Intel® Atom#8482; processor Z5xx series. http://download.intel.com/design/processor/datashts/319535.pdf.

[4]

AUTOSAR. AUTomotive open system architecture. http://www.autosar.org.

[5]

Baker, T. 2002. Lessons learned integrating COTS into systems. In COTS-Based Software Systems, Lecture Notes in Computer Science, Springer.

Digital Library

[6]

Butenhof, D. R. 1997. Programming with POSIX Threads. Addison-Wesley Professional.

Digital Library

[7]

Čakarević, V., Radojković, P., Verdú, J., Pajuelo, A., Cazorla, F. J., Nemirovsky, M., and Valero, M. 2009. Characterizing the resource-sharing levels in the UltraSPARC T2 processor. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42).

Digital Library

[8]

Chevalier, F. L. and Maria, S. 2006. STAP processing without noise-only reference: requirements and solutions. In Proceedings of the International Conference on Radar.

[9]

Core2Quad. Intel® Core#8482;2Quad extreme processor QX9000 and Intel® Core#8482; Quad processor Q9000 series datasheet. http://www.intel.com/design/processor/datashts/318726.htm?wapkw=(datasheet+q9000).

[10]

CoreMark. The embedded microprocessor benchmark consortium benchmark suite. http://www.coremark. org.

[11]

Cullmann, C., Ferdinand, C., Gebhard, G., Grund, D., Maiza, C., Reineke, J., Triquet, B., and Wilhelm, R. 2010. Predictability considerations in the design of multi-core embedded systems. In Proceedings of the Symposium on Embedded Real Time Software and Systems (ERTS).

[12]

Detti, A., Loreti, P., Blefari-Melazzi, N., and Fedi, F. 2010. Streaming H.264 scalable video over data distribution service in a wireless environment. In Proceedings of the International Symposium on a World of Wireless, Mobile and Multimedia Networks.

Digital Library

[13]

Deverge, J.-F. and Puaut, I. 2005. Safe measurement-based WCET estimation. In Proceedings of the 5th International Workshop on Worst-Case Execution Time Analysis.

[14]

Doucette, D. and Fedorova, A. 2007. Base vectors: A potential technique for microarchitectural classification of applications. In Proceedings of the Workshop on the Interaction between Operating Systems and Computer Architecture.

[15]

Duranton, M., Yehia, S., De Sutter, B., De Bosschere, K., Cohen, A., Falsafi, B., Gaydadjiev, G., Katevenis, M., Maebe, J., Munk, H., Navarro, N., Ramirez, A., Temam, O., and Valero, M. The HiPEAC vision. High performance and embedded architecture and compilation. http://www.HiPEAC.net.

[16]

EEMBC. The embedded microprocessor benchmark consortium benchmark suite. http://www.eembc.org.

[17]

EMPRESS. Incremental verification and validation practices, EMPRESS public deliverable. http://www.empress-itea.org/.

[18]

Fritts, J. E., Steiling, F. W., and Tucek, J. A. Mediabench II video: Expediting the next generation of video systems research. http://mathcs.slu.edu/~fritts/papers/fritts_spie05_mbvideo.pdf.

[19]

GENESYS. GENeric Embedded SYStem Platform. http://www.genesys-platform.eu.

[20]

Gereffi, G. 1999. A Commodity Chains Framework for Analyzing Global Industries. Duke University.

[21]

Gioiosa, R., Petrini, F., Davis, K., and Lebaillif-Delamare, F. 2003. Analysis of system overhead on parallel computers. In Proceedings of the ACM/IEEE Conference on Supercomputing.

[22]

Hansson, A., Goossens, K., Bekooij, M., and Huisken, J. 2009. Compsoc: A template for composable and predictable multi-processor system on chips. Trans. Des. Automat. Electron. Syst.

Digital Library

[23]

Higgins, K. J. 2004. Video IP project boosts networks profile. Netw. Comput.

[24]

Intel Corporation 2011. Intel® 64 and IA-32 Architectures Software Developer's Manual.

[25]

Kirner, R. and Puschner, P. 2008. Obstacles in worst-case execution time analysis. In Proceedings of the 11th IEEE International Symposium on Object Oriented Real-Time Distributed Computing (ISORC '08). 333--339.

Digital Library

[26]

Kirner, R., Puschner, P., and Wenzel, I. 2004. Measurement-based worst-case execution time analysis using automatic test-data generation. In Proceedings of the IEEE Workshop on Software Technologies for Future Embedded and Ubiquitous Systems (SEUS).

[27]

Kirner, R., Wenzel, I., Rieder, B., and Puschner, P. 2005. Using measurements as a complement to static worst-case execution time analysis. In Intelligent Systems at the Service of Mankind, Vol. 2, UBooks Verlag.

[28]

MERASA. Multi-core execution of hard real-time applications supporting analysability. http://www. merasa.org.

[29]

Mezzetti, E. and Vardanega, T. 2011. On the industrial fitness of WCET analysis. In Proceedings of the 11th International Workshop on Worst-Case Execution Time Analysis (WCET '11). C. Healy, Ed., OCG, Austrian Computer Society.

[30]

Natale, M. D. and Sangiovanni-Vincentelli, A. 2010. Moving from federated to integrated architectures in automotive: The role of standards, methods and tools. Proc. IEEE.

[31]

Paolieri, M., Quiñones, E., Cazorla, F. J., Bernat, G., and Valero, M. 2009a. Hardware support for WCET analysis of hard real-time multicore systems. In Proceedings of ISCA '09.

Digital Library

[32]

Paolieri, M., Quinones, E., Cazorla, F. J., and Valero, M. 2009b. An analyzable memory controller for hard real-time CMPs. In Embedded System Letters.

Digital Library

[33]

Pellizzoni, R., Schranzhofer, A., Chen, J.-J., Caccamo, M., and Thiele, L. 2010a. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10).

Digital Library

[34]

Pellizzoni, R., Schranzhofer, A., Chen, J.-J., Caccamo, M., and Thiele, L. 2010b. Worst case delay analysis for memory interference in multicore systems. In Proceedings of the Conference on Design, Automation and Test in Europe (DATE '10).

Digital Library

[35]

Pentium, D. 2007. Intel® Pentium® D processor 900 Sequence and Intel® Pentium® processor extreme edition 955, 965. http://www.intel.com/Assets/PDF/datasheet/310306.pdf.

[36]

Petrini, F., Kerbyson, D. J., and Pakin, S. 2003. The case of the missing supercomputer performance: Achieving optimal performance on the 8,192 processors of ASCI Q. In Proceedings of the ACM/IEEE Conference on Supercomputing.

Digital Library

[37]

PREDATOR. PREDATOR consortium. http://www.predator-project.eu.

[38]

PRET. Precision timed (PRET) machines. http://chess.eecs.berkeley.edu/pret.

[39]

Puschner, P. and Burns, A. 2000. A review of worst-case execution-time analysis. J. Real-Time Syst. 18, 2/3, 115--128.

Digital Library

[40]

Radojković, P., Cakarević, V., Verdú, J., Pajuelo, A., Gioiosa, R., Cazorla, F., Nemirovsky, M., and Valero, M. 2008. Measuring operating system overhead on CMT processors. In Proceedings of the 20th International Symposium on Computer Architecture and High Performance Computing (SBAC-PAD '08).

Digital Library

[41]

Rieder, B., Wenzel, I., Steinhammer, K., and Puschner, P. 2007. Using a runtime measurement device with measurement-based WCET analysis. In Proceedings of the International Embedded Systems Symposium (IESS'07).

[42]

Schaefer, S., Scholz, B., Petters, S. M., and Heiser, G. 2006. Static analysis support for measurement-based WCET analysis. In Proceedings of the 12th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications.

[43]

Schliecker, S., Negrean, M., Nicolescu, G., Paulin, P., and Ernst, R. 2008. Reliable performance analysis of a multicore multithreaded system-on-chip. In Proceedings of the 6th IEEE/ACM/IFIP international conference on Hardware/Software codesign and system synthesis (CODES+ISSS '08).

Digital Library

[44]

TTA. Time-triggered architecture. http://www.vmars.tuwien.ac.at/projects/tta.

[45]

Ungerer, T., Cazorla, F., Sainrat, P., Bernat, G., Petrov, Z., Rochange, C., Quinones, E., Gerdes, M., Paolieri, M., and Wolf, J. 2010. Merasa: Multi-core execution of hard real-time applications supporting analysability. IEEE Micro.

Digital Library

[46]

Watkins, C. and Walter, R. 2007. Transitioning from federated avionics architectures to Integrated Modular Avionics. In Proceedings of the 26th Digital Avionics Systems Conference (DASC '07).

[47]

Wenzel, I., Kirner, R., Rieder, B., and Puschner, P. 2008. Measurement-based timing analysis. In Proceedings of 3rd International Symposium on Leveraging Applications of Formal Methods, Verification and Validation.

[48]

Wilhelm, R., Engblom, J., Ermedahl, A., Holsti, N., Thesing, S., Whalley, D., Bernat, G., Ferdinand, C., Heckmann, R., Mitra, T., Mueller, F., Puaut, I., Puschner, P., Staschulat, J., and Stenström, P. 2008. The worst-case execution-time problem—overview of methods and survey of tools. ACM Trans. Embed. Comput. Syst.

Digital Library

Cited By

Xing YLi YTakada H(2024)A Multi-core RTOS Benchmark Methodology To Assess System Services Under ContentionsJournal of Information Processing10.2197/ipsjjip.32.82932(829-843)Online publication date: 2024
https://doi.org/10.2197/ipsjjip.32.829
Shi JGünzel MUeter Nder Bruggen GChen J(2024)DAG Scheduling with Execution Groups2024 IEEE 30th Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS61025.2024.00020(149-160)Online publication date: 13-May-2024
https://doi.org/10.1109/RTAS61025.2024.00020
Marques FRodríguez MSá BPinto S(2024)“Interrupting” the Status Quo: A First Glance at the RISC-V Advanced Interrupt Architecture (AIA)IEEE Access10.1109/ACCESS.2024.335211412(9822-9833)Online publication date: 2024
https://doi.org/10.1109/ACCESS.2024.3352114
Show More Cited By

Index Terms

On the evaluation of the impact of shared resources in multithreaded COTS processors in time-critical environments
1. Applied computing
  1. Computers in other domains
2. Computer systems organization
  1. Real-time systems

Recommendations

An evaluation of speculative instruction execution on simultaneous multithreaded processors

Modern superscalar processors rely heavily on speculative execution for performance. For example, our measurements show that on a 6-issue superscalar, 93% of committed instructions for SPECINT95 are speculative. Without speculation, processor resources ...
Implicitly-multithreaded processors
Implicitly-multithreaded processors
ISCA '03: Proceedings of the 30th annual international symposium on Computer architecture

This paper proposes the Implicitly-MultiThreaded (IMT) architecture to execute compiler-specified speculative threads on to a modified Simultaneous Multithreading pipeline. IMT reduces hardware complexity by relying on the compiler to select suitable ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Architecture and Code Optimization

ACM Transactions on Architecture and Code Optimization Volume 8, Issue 4

Special Issue on High-Performance Embedded Architectures and Compilers

January 2012

765 pages

ISSN:1544-3566

EISSN:1544-3973

DOI:10.1145/2086696

Issue’s Table of Contents

Copyright © 2012 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 26 January 2012

Accepted: 01 January 2012

Revised: 01 October 2011

Received: 01 July 2011

Published in TACO Volume 8, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

54
Total Citations
View Citations
914
Total Downloads

Downloads (Last 12 months)200
Downloads (Last 6 weeks)16

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Xing YLi YTakada H(2024)A Multi-core RTOS Benchmark Methodology To Assess System Services Under ContentionsJournal of Information Processing10.2197/ipsjjip.32.82932(829-843)Online publication date: 2024
https://doi.org/10.2197/ipsjjip.32.829
Shi JGünzel MUeter Nder Bruggen GChen J(2024)DAG Scheduling with Execution Groups2024 IEEE 30th Real-Time and Embedded Technology and Applications Symposium (RTAS)10.1109/RTAS61025.2024.00020(149-160)Online publication date: 13-May-2024
https://doi.org/10.1109/RTAS61025.2024.00020
Marques FRodríguez MSá BPinto S(2024)“Interrupting” the Status Quo: A First Glance at the RISC-V Advanced Interrupt Architecture (AIA)IEEE Access10.1109/ACCESS.2024.335211412(9822-9833)Online publication date: 2024
https://doi.org/10.1109/ACCESS.2024.3352114
Singh NRenganathan KRebeiro CJose JMader R(2023) Kryptonite: Worst-Case Program Interference Estimation on Multi-Core Embedded SystemsACM Transactions on Embedded Computing Systems10.1145/360912822:5s(1-23)Online publication date: 31-Oct-2023
https://dl.acm.org/doi/10.1145/3609128
Bhagyanath ASchneider K(2023)Program Balancing in Compilation for Buffered Hybrid Dataflow Processors2023 IEEE 47th Annual Computers, Software, and Applications Conference (COMPSAC)10.1109/COMPSAC57700.2023.00018(57-66)Online publication date: Jun-2023
https://doi.org/10.1109/COMPSAC57700.2023.00018
Davis RBate I(2022)Mixed Criticality on Multi-cores Accounting for Resource Stress and Resource SensitivityProceedings of the 30th International Conference on Real-Time Networks and Systems10.1145/3534879.3534883(103-115)Online publication date: 7-Jun-2022
https://dl.acm.org/doi/10.1145/3534879.3534883
Yandrofski TChen JOtterness NAnderson JSmith F(2022)Making Powerful Enemies on NVIDIA GPUs2022 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS55097.2022.00040(383-395)Online publication date: Dec-2022
https://doi.org/10.1109/RTSS55097.2022.00040
Li ASudvarg MLiu HYu ZGill CZhang N(2022)PolyRhythm: Adaptive Tuning of a Multi-Channel Attack Template for Timing Interference2022 IEEE Real-Time Systems Symposium (RTSS)10.1109/RTSS55097.2022.00028(225-239)Online publication date: Dec-2022
https://doi.org/10.1109/RTSS55097.2022.00028
Davis RGriffin DBate I(2022)A framework for multi-core schedulability analysis accounting for resource stress and sensitivityReal-Time Systems10.1007/s11241-022-09377-858:4(456-508)Online publication date: 1-Dec-2022
https://dl.acm.org/doi/10.1007/s11241-022-09377-8
Adam GPetrellis NDoulos L(2021)Performance Assessment of Linux Kernels with PREEMPT_RT on ARM-Based Embedded DevicesElectronics10.3390/electronics1011133110:11(1331)Online publication date: 1-Jun-2021
https://doi.org/10.3390/electronics10111331
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

Media

Figures

Other

Tables

View Issue’s Table of Contents