short-paper

Network-Managed Virtual Global Address Space for Message-driven Runtimes

Authors:

Martin SwanyAuthors Info & Claims

HPDC '16: Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing

Pages 15 - 18

https://doi.org/10.1145/2907294.2907320

Published: 31 May 2016 Publication History

Get Access

Abstract

Maintaining a scalable high-performance virtual global address space using distributed memory hardware has proven to be challenging. In this paper we evaluate a new approach for such an active global address space that leverages the capabilities of the network fabric to manage addressing, rather than software at the endpoint hosts. We describe our overall approach, design alternatives, and present initial experimental results that demonstrate the effectiveness and limitations of existing network hardware.

References

[1]

P. An, A. Jula, et al. STAPL: An adaptive, generic parallel C+library. In Languages and Compilers for Parallel Computing, pages 193--208. Springer, 2003.

Digital Library

Google Scholar

[2]

H. Attiya and J. Welch. Distributed shared memory. Distributed Computing: Fundamentals, Simulations and Advanced Topics, Second Edition, pages 189--205, 2004.

Digital Library

Google Scholar

[3]

M. Bauer, S. Treichler, E. Slaughter, and A. Aiken. Legion: Expressing locality and independence with logical regions. In High Performance Computing, Networking, Storage and Analysis (SC), 2012 International Conference for, pages 1--11. IEEE, 2012.

Digital Library

Google Scholar

[4]

D. Bonachea. GASNet specification, v1. Univ. California, Berkeley, Tech. Rep. UCB/CSD-02--1207, 2002.

Digital Library

Google Scholar

[5]

P. J. Denning. The working set model for program behavior. In the ACM symposium, pages 15.1--15.12, New York, New York, USA, 1967. ACM Press.

Digital Library

Google Scholar

[6]

T. El-Ghazawi, W. Carlson, T. Sterling, and K. Yelick. UPC: Distributed shared memory programming, volume 40. John Wiley & Sons, 2005.

Digital Library

Google Scholar

[7]

L. V. Kale and S. Krishnan. CHARM: A portable concurrent object oriented system based on C+, volume 28. ACM, 1993.

Digital Library

Google Scholar

[8]

N. McKeown, T. Anderson, et al. OpenFlow: Enabling innovation in campus networks. ACM SIGCOMM Computer Communication Review, 38(2):69--74, 2008.

Digital Library

Google Scholar

[9]

V. Sarkar, B. Chapman, W. Grop, and R. Knauerhase. Birds-of-a-feather session: Building an open community runtime (OCR) framework for exascale systems, November 2012.

Google Scholar

[10]

T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser. Active messages: A mechanism for integrated communication and computation. In International Symposium on Computer Architecture, pages 256--266, New York, NY, USA, 1992. ACM.

Digital Library

Google Scholar

[11]

K. Yelick, D. Bonachea, et al. Productivity and performance using partitioned global address space languages. In Proceedings of the 2007 international workshop on Parallel symbolic computation, pages 24--32. ACM, 2007.

Digital Library

Google Scholar

Cited By

View all

Magalhães BSterling THines MSchürmann F(2019)Asynchronous Branch-Parallel Simulation of Detailed Neuron ModelsFrontiers in Neuroinformatics10.3389/fninf.2019.0005413Online publication date: 23-Jul-2019
https://doi.org/10.3389/fninf.2019.00054
Pupykina AAgosta G(2019)Survey of Memory Management Techniques for HPC and Cloud ComputingIEEE Access10.1109/ACCESS.2019.29541697(167351-167373)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2019.2954169
DeBuhr JZhang BD'Alessandro L(2017)Scalable Hierarchical Multipole Methods Using an Asynchronous Many-Tasking Runtime System2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW.2017.88(1226-1234)Online publication date: May-2017
https://doi.org/10.1109/IPDPSW.2017.88

Recommendations

A bounded memory allocator for software-defined global address spaces
ISMM '16

This paper presents a memory allocator targeting manycore architec- tures with distributed memory. Among the family of Multi Processor System on Chip (MPSoC), these devices are composed of multiple nodes linked by an on-chip network; most nodes have ...
A bounded memory allocator for software-defined global address spaces
ISMM 2016: Proceedings of the 2016 ACM SIGPLAN International Symposium on Memory Management

This paper presents a memory allocator targeting manycore architec- tures with distributed memory. Among the family of Multi Processor System on Chip (MPSoC), these devices are composed of multiple nodes linked by an on-chip network; most nodes have ...
Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems
HPCA '97: Proceedings of the 3rd IEEE Symposium on High-Performance Computer Architecture

Many parallel systems offer a simple view of memory: all storage cells are addressed uniformly. Despite a uniform view of the memory, the machines differ significantly in their memory system performance (and may offer slightly different consistency ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

HPDC '16: Proceedings of the 25th ACM International Symposium on High-Performance Parallel and Distributed Computing

May 2016

302 pages

ISBN:9781450343145

DOI:10.1145/2907294

General Chair:
Hiroshi Nakashima
Kyoto University, Japan
,
Program Chairs:
Kenjiro Taura
The University of Tokyo, Japan
,
Jack Lange
University of Pittsburgh, USA

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

In-Cooperation

SIGHPC: ACM Special Interest Group on High Performance Computing, Special Interest Group on High Performance Computing

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 31 May 2016

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Short-paper

Funding Sources

National Science Foundation
Department of Energy

Conference

HPDC'16

Sponsor:

University of Arizona
SIGARCH

HPDC'16: The 25th International Symposium on High-Performance Parallel and Distributed Computing

May 31 - June 4, 2016

Kyoto, Japan

Acceptance Rates

HPDC '16 Paper Acceptance Rate 20 of 129 submissions, 16%;

Overall Acceptance Rate 166 of 966 submissions, 17%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
160
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 05 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Magalhães BSterling THines MSchürmann F(2019)Asynchronous Branch-Parallel Simulation of Detailed Neuron ModelsFrontiers in Neuroinformatics10.3389/fninf.2019.0005413Online publication date: 23-Jul-2019
https://doi.org/10.3389/fninf.2019.00054
Pupykina AAgosta G(2019)Survey of Memory Management Techniques for HPC and Cloud ComputingIEEE Access10.1109/ACCESS.2019.29541697(167351-167373)Online publication date: 2019
https://doi.org/10.1109/ACCESS.2019.2954169
DeBuhr JZhang BD'Alessandro L(2017)Scalable Hierarchical Multipole Methods Using an Asynchronous Many-Tasking Runtime System2017 IEEE International Parallel and Distributed Processing Symposium Workshops (IPDPSW)10.1109/IPDPSW.2017.88(1226-1234)Online publication date: May-2017
https://doi.org/10.1109/IPDPSW.2017.88

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Cited By

Index Terms

Recommendations

A bounded memory allocator for software-defined global address spaces

A bounded memory allocator for software-defined global address spaces

Global Address Space, Non-Uniform Bandwidth: A Memory System Performance Characterization of Parallel Systems