Article

Free access

Managing pipeline-reconfigurable FPGAs

Authors:

Srihari Cadambi,

Jeffrey Weener,

Seth Copen Goldstein,

Herman Schmit,

Donald E. ThomasAuthors Info & Claims

FPGA '98: Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays

Pages 55 - 64

https://doi.org/10.1145/275107.275120

Published: 01 March 1998 Publication History

PDF eReader

Abstract

While reconfigurable computing promises to deliver incomparable performance, it is still a marginal technology due to the high cost of developing and upgrading applications. Hardware virtualization can be used to significantly reduce both these costs. In this paper we describe the benefits of hardware virtualization, and show how it can be achieved using a combination of pipeline reconfiguration and run-time scheduling of both configuration streams and data streams. The result is PipeRench, an architecture that supports robust compilation and provides forward compatibility. Our preliminary performance analysis predicts that PipeRench will outperform commercial FPGAs and DSPs in both overall performance and in performance per mm².

References

[1]

J. Babb, R. Tessier, and A. Agarwal. Virtual wires: Overcoming pin limitations in FPGA-based logic emulators. In D. A. Buell and K. L. Pocek, editors, Proceedings o! IEEB Workshop on FPGAs for Custom Computing Machines, pages 142-151, Nape, CA, April 1993.

Crossref

Google Scholar

[2]

N. Bhat, K. Ghaudhary, and E.S. Kuh. Performance-oriented fully routable dynamic architecture for a field programmable logic device. M93/42, 1993. U.O. Berkeley.

Digital Library

Google Scholar

[3]

A. DeHon. DPGA-coupled microprocessors: Commodity ICs for the early 21st century. In D. A. Buell and K. L. Pocek, editors, Proceedings of IEEB Workshop on FPGAs .for Custom Computing Machines, pages 31-39, Nape, CA, April 1994.

Crossref

Google Scholar

[4]

B. Von Herzen. Signal processing at 250mhz using highperformance FPGAs. In A CM/$IGDA International Symposium on Field Programmable Date Arrays, pages 62-68, Monterey, CA, February 1997.

Digital Library

Google Scholar

[5]

Texas Instruments. TMS3:~0C6201 digital signal processor, revision 2, 1997.

Google Scholar

[6]

H.T. Kung. Why systolic architectures? In IEEE Computer, pages 37-45, Piscataway, NJ, January 1982.

Digital Library

Google Scholar

[7]

W. Luk, N. Shirazi, S.R. Guo, and P.Y.K. Cheung. Pipeline morphing and virtual pipelines. In W. Luk and P. Y. K. Cheung, editors, Field-Programmable Logic and Applications, London, England, September 1997. To be published.

Digital Library

Google Scholar

[8]

B. Newgard. Signal processing with Xilinx FPQAs, September 1996. http://www .xilinx. com/appnotes/sd.xdsp, pdf.

Google Scholar

[9]

J. Hose. Private communications, 1997.

Google Scholar

[10]

H. Schmit. incremental reconfiguration for pipelined applications. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs }or Custom Computing Machines, pages 47-55, Nape, CA, April 1997.

Digital Library

Google Scholar

[11]

S. Trimberger. Field programmable gate array with built-in bitstream data expansion. U.S. Patent No. 5,426,379, June 1995.

Google Scholar

[12]

S. Trimberger, D. Oarberry, A. Johnson, and J. Wong. A time-multiplexed FPGA. In J. Arnold and K. L. Pocek, editors, Proceedings of IEEE Workshop on FPGAs for Custom Computing Machines, pages 22-28, Nape, CA, April 1997.

Digital Library

Google Scholar

Cited By

View all

DeHon A(2018)Recognized as the Best: The ACM\/SIGDA TCFPGA Hall of Fame for FPGAs and Reconfigurable ComputingIEEE Solid-State Circuits Magazine10.1109/MSSC.2018.282286110:2(30-35)Online publication date: Sep-2019
https://doi.org/10.1109/MSSC.2018.2822861
Warrier RZhang WVun C(2017)Pipeline Reconfigurable DSP for Dynamically Reconfigurable ArchitecturesCircuits, Systems, and Signal Processing10.1007/s00034-017-0493-x36:9(3799-3824)Online publication date: 1-Sep-2017
https://dl.acm.org/doi/10.1007/s00034-017-0493-x
Jayalaxmi HRamachandran S(2016)VLSI architecture for color mosaic image/video sequences2016 International Conference on Inventive Computation Technologies (ICICT)10.1109/INVENTIVE.2016.7830242(1-6)Online publication date: Aug-2016
https://doi.org/10.1109/INVENTIVE.2016.7830242
Show More Cited By

Index Terms

Managing pipeline-reconfigurable FPGAs
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)
  2. Very large scale integration design
    1. Application-specific VLSI designs

Recommendations

Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures

Dynamically reconfigurable architectures, such as NATURE, achieve high logic density and low reconfiguration latency compared to traditional field-programmable gate arrays. Unlike fine-grained NATURE, reconfigurable DSP block incorporated NATURE ...
Self-Reconfigurable Embedded Systems on Low-Cost FPGAs

Hardware acceleration significantly increases the performance of embedded systems built on programmable logic. Allowing a FPGA-based MicroBlaze processor to self-select the coprocessors it uses can help reduce area requirements and increase a system's ...
Pipeline Reconfigurable FPGAs
Special issue on VLSI on custom computing technology

While reconfigurable computing promises to deliver incomparable performance, it is still a marginal technology due to the high cost of developing and upgrading applications. Hardware virtualization can be used to significantly reduce both these costs. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

FPGA '98: Proceedings of the 1998 ACM/SIGDA sixth international symposium on Field programmable gate arrays

March 1998

262 pages

ISBN:0897919785

DOI:10.1145/275107

Chairmen:
Jason Cong
Univ. of California, Los Angeles
,
Sinan Kaptanoglu
Actel Corp.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 March 1998

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

FPGA98

Sponsor:

SIGDA

FPGA98: 1998 International Symposium on Field Programmable Gate Arrays

February 22 - 25, 1998

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

47
Total Citations
View Citations
793
Total Downloads

Downloads (Last 12 months)84
Downloads (Last 6 weeks)13

Reflects downloads up to 18 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

DeHon A(2018)Recognized as the Best: The ACM\/SIGDA TCFPGA Hall of Fame for FPGAs and Reconfigurable ComputingIEEE Solid-State Circuits Magazine10.1109/MSSC.2018.282286110:2(30-35)Online publication date: Sep-2019
https://doi.org/10.1109/MSSC.2018.2822861
Warrier RZhang WVun C(2017)Pipeline Reconfigurable DSP for Dynamically Reconfigurable ArchitecturesCircuits, Systems, and Signal Processing10.1007/s00034-017-0493-x36:9(3799-3824)Online publication date: 1-Sep-2017
https://dl.acm.org/doi/10.1007/s00034-017-0493-x
Jayalaxmi HRamachandran S(2016)VLSI architecture for color mosaic image/video sequences2016 International Conference on Inventive Computation Technologies (ICICT)10.1109/INVENTIVE.2016.7830242(1-6)Online publication date: Aug-2016
https://doi.org/10.1109/INVENTIVE.2016.7830242
Mehta DShetters CBouldin D(2013)Meta-algorithms for scheduling a chain of coarse-grained tasks on an array of reconfigurable FPGAsVLSI Design10.1155/2013/2495922013(3-3)Online publication date: 1-Jan-2013
https://dl.acm.org/doi/10.1155/2013/249592
Ang LSeng KChew LYeong LChia WAng LSeng KChew LYeong LChia W(2013)Multiple-View Information Reduction Techniques for WMSN Using Image StitchingWireless Multimedia Sensor Networks on Reconfigurable Hardware10.1007/978-3-642-38203-1_7(207-248)Online publication date: 23-Jul-2013
https://doi.org/10.1007/978-3-642-38203-1_7
Ang LSeng KChew LYeong LChia WAng LSeng KChew LYeong LChia W(2013)Single-View Information Reduction Techniques for WMSN Using Event CompressionWireless Multimedia Sensor Networks on Reconfigurable Hardware10.1007/978-3-642-38203-1_6(159-206)Online publication date: 23-Jul-2013
https://doi.org/10.1007/978-3-642-38203-1_6
Ang LSeng KChew LYeong LChia WAng LSeng KChew LYeong LChia W(2013)Single-View Information Reduction Techniques for WMSN Using Event DetectionWireless Multimedia Sensor Networks on Reconfigurable Hardware10.1007/978-3-642-38203-1_5(105-157)Online publication date: 23-Jul-2013
https://doi.org/10.1007/978-3-642-38203-1_5
Ang LSeng KChew LYeong LChia WAng LSeng KChew LYeong LChia W(2013)FPGA Wireless Multimedia Sensor Node Hardware PlatformsWireless Multimedia Sensor Networks on Reconfigurable Hardware10.1007/978-3-642-38203-1_4(69-103)Online publication date: 23-Jul-2013
https://doi.org/10.1007/978-3-642-38203-1_4
Ang LSeng KChew LYeong LChia WAng LSeng KChew LYeong LChia W(2013)Hardware Technology and Programming Languages for Reconfigurable DevicesWireless Multimedia Sensor Networks on Reconfigurable Hardware10.1007/978-3-642-38203-1_3(39-68)Online publication date: 23-Jul-2013
https://doi.org/10.1007/978-3-642-38203-1_3
Ang LSeng KChew LYeong LChia WAng LSeng KChew LYeong LChia W(2013)Wireless Multimedia Sensor Network TechnologyWireless Multimedia Sensor Networks on Reconfigurable Hardware10.1007/978-3-642-38203-1_2(5-38)Online publication date: 23-Jul-2013
https://doi.org/10.1007/978-3-642-38203-1_2
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Pipeline Reconfigurable DSP for Dynamically Reconfigurable Architectures

Self-Reconfigurable Embedded Systems on Low-Cost FPGAs

Pipeline Reconfigurable FPGAs