More Web Proxy on the site http://driver.im/

research-article

Mechanistic Modeling of Architectural Vulnerability Factor

Authors:

Arun Arvind Nair,

Lizy Kurian John,

Lieven EeckhoutAuthors Info & Claims

ACM Transactions on Computer Systems (TOCS), Volume 32, Issue 4

Article No.: 11, Pages 1 - 32

https://doi.org/10.1145/2669364

Published: 20 January 2015 Publication History

Abstract

Reliability to soft errors is a significant design challenge in modern microprocessors owing to an exponential increase in the number of transistors on chip and the reduction in operating voltages with each process generation. Architectural Vulnerability Factor (AVF) modeling using microarchitectural simulators enables architects to make informed performance, power, and reliability tradeoffs. However, such simulators are time-consuming and do not reveal the microarchitectural mechanisms that influence AVF. In this article, we present an accurate first-order mechanistic analytical model to compute AVF, developed using the first principles of an out-of-order superscalar execution. This model provides insight into the fundamental interactions between the workload and microarchitecture that together influence AVF. We use the model to perform design space exploration, parametric sweeps, and workload characterization for AVF.

References

[1]

Robert C. Baumann. 2005. Radiation-induced soft errors in advanced semiconductor technologies. IEEE Transactions on Device and Materials Reliability 5, 3 (Sept. 2005), 305--316.

[2]

Jon L. Bentley and M. Douglas McIlroy. 1993. Engineering a sort function. Software- Practice and Experience 23, 11 (Nov. 1993), 1249--1265.

Digital Library

[3]

Shekhar Borkar. 2005. Designing reliable systems from unreliable components: The challenges of transistor variability and degradation. IEEE Micro 25, 6 (Nov.-Dec. 2005), 10--16.

Digital Library

[4]

Doug Burger and Todd M. Austin. 1997. The simplescalar tool set, version 2.0. SIGARCH Computer Architecture News 25, 3 (June 1997), 13--25.

Digital Library

[5]

Michael Butler and Yale Patt. 1992. An investigation of the performance of various dynamic scheduling techniques. In Proceedings of the 25th Annual International Symposium on Microarchitecture (MICRO’25). 1--9.

Digital Library

[6]

Chang-Burm Cho, Wangyuan Zhang, and Tao Li. 2007. Informed microarchitecture design space exploration using workload dynamics. In Proceedings of the 40th Annual IEEE/ACM International Symposium on Microarchitecture. 274--285.

Digital Library

[7]

Thomas H. Cormen, Clifford Stein, Ronald L. Rivest, and Charles E. Leiserson. 2001. Introduction to Algorithms (2nd ed.). McGraw-Hill Higher Education.

Digital Library

[8]

Melina Demertzi, Murali Annavaram, and Mary Hall. 2012. Analyzing the effects of compiler optimizations on application reliability. In Proceedings of the 2012 IEEE International Symposium on Workload Characterization (IISWC’12). 184--193.

Digital Library

[9]

Lide Duan, Bin Li, and Lu Peng. 2009. Versatile prediction and fast estimation of Architectural Vulnerability Factor from processor performance metrics. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 129--140.

[10]

Stijn Eyerman, Lieven Eeckhout, Tejas Karkhanis, and James E. Smith. 2009. A mechanistic performance model for superscalar out-of-order processors. ACM Transactions on Computer Systems 27, 2, Article 3 (May 2009), 37 pages.

Digital Library

[11]

Stijn Eyerman, James E. Smith, and Lieven Eeckhout. 2006. Characterizing the branch misprediction penalty. In Proceedings of the IEEE International Symposium on Performance Analysis of Systems and Software, 2006. 48--58.

[12]

Xin Fu, J. Poe, Tao Li, and José A. B. Fortes. 2006. Characterizing microarchitecture soft error vulnerability phase behavior. In Proceedings of the 14th IEEE International Symposium on Modeling, Analysis, and Simulation of Computer and Telecommunication Systems. 147--155.

Digital Library

[13]

Mohamed A. Gomaa and T. N. Vijaykumar. 2005. Opportunistic transient-fault detection. In Proceedings of 32nd International Symposium on Computer Architecture. 172--183.

Digital Library

[14]

Matthew R. Guthaus, Jeffrey S. Ringenberg, Dan Ernst, Todd M. Austin, Trevor Mudge, and Richard B. Brown. 2001. MiBench: A free, commercially representative embedded benchmark suite. In IEEE International Workshop on Workload Characterization, 2001 (WWC-4. 2001). 3--14.

Digital Library

[15]

Tejas S. Karkhanis and James E. Smith. 2004. A first-order superscalar processor model. In Proceedings of the 31st Annual International Symposium on Computer Architecture, 2004. 338--349.

Digital Library

[16]

Tejas S. Karkhanis and James E. Smith. 2007. Automated design of application specific superscalar processors: an analytical approach. In Proceedings of the 34th Annual International Symposium on Computer Architecture. 402--411.

Digital Library

[17]

Sheng Li, Jung Ho Ahn, Richard D. Strong, Jay B. Brockman, Dean M. Tullsen, and Norman P. Jouppi. 2009. McPAT: An integrated power, area, and timing modeling framework for multicore and manycore architectures. In Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO 42). ACM, 469--480.

Digital Library

[18]

Xiaodong Li, Sarita V. Adve, Pradip Bose, and Jude A. Rivers. 2005. SoftArch: An architecture level tool for modeling and analyzing soft errors. In Proceedings of the 2005 International Conference on Dependable Systems and Networks. 496--505.

Digital Library

[19]

Pierre Michaud, Andre Seznec, and Stephan Jourdan. 1999. Exploring instruction-fetch bandwidth requirement in wide-issue superscalar processors. In Proceedings of the 1999 International Conference on Parallel Architectures and Compilation Techniques. 2--10.

Digital Library

[20]

Shubhendu S. Mukherjee, Christopher Weaver, Joel Emer, Steven K. Reinhardt, and Todd Austin. 2003. A systematic methodology to compute the architectural vulnerability factors for a high-performance microprocessor. In Proceedings of the 36th Annual IEEE/ACM International Symposium on Microarchitecture. 29--40.

Digital Library

[21]

Arun Arvind Nair, Stijn Eyerman, Lieven Eeckhout, and Lizy Kurian John. 2012. A first-order mechanistic model for architectural vulnerability factor. In Proceedings of the 39th Annual International Symposium on Computer Architecture (ISCA’12). 273--284.

Digital Library

[22]

Arun Arvind Nair, Lizy Kurian John, and Lieven Eeckhout. 2010. AVF stressmark: Towards an automated methodology for bounding the worst-case vulnerability to soft errors. In Proceedings of the 2010 43rd Annual IEEE/ACM International Symposium on Microarchitecture (MICRO’43). 125--136.

Digital Library

[23]

Steven K. Reinhardt and Shubhendu S. Mukherjee. 2000. Transient fault detection via simultaneous multithreading. In Proceedings of the 27th Annual International Symposium on Computer Architecture. 25--36.

Digital Library

[24]

Edward M. Riseman and Caxton C. Foster. 1972. The inhibition of potential parallelism by conditional jumps. In IEEE Transactions on Computers, Vol. 21. Issue 12. IEEE Computer Society, Washington, DC, 1405--1411.

Digital Library

[25]

Suzanne Rivoire, Mehul A. Shah, Parthasarathy Ranganathan, and Christos Kozyrakis. 2007. JouleSort: A balanced energy-efficiency benchmark. In Proceedings of the 2007 ACM SIGMOD International Conference on Management of Data (SIGMOD’07). ACM, New York, NY, 365--376.

Digital Library

[26]

Timothy Sherwood, Erez Perelman, Greg Hamerly, and Brad Calder. 2002. Automatically characterizing large scale program behavior. In Proceedings of the 10th International Conference on Architectural Support for Programming Languages and Operating Systems. 45--57.

Digital Library

[27]

P. Shivakumar, M. Kistler, S. W. Keckler, D. Burger, and L. Alvisi. 2002. Modeling the effect of technology trends on the soft error rate of combinational logic. In Proceedings of the International Conference on Dependable Systems and Networks. 389--398.

Digital Library

[28]

Vilas Sridharan, David Kaeli, and Arijit Biswas. 2007. Reliability in the shadow of long-stall instructions. In Proceedings of the 3rd Workshop on System Effects of Logic Soft Errors.

[29]

Vilas. Sridharan and David R. Kaeli. 2009. Eliminating microarchitectural dependency from Architectural Vulnerability. In Proceedings of the IEEE 15th International Symposium on High Performance Computer Architecture. 117--128.

[30]

Vilas Sridharan and David R. Kaeli. 2010. Using hardware vulnerability factors to enhance AVF analysis. In Proceedings of the 37th Annual International Symposium on Computer Architecture. 461--472.

Digital Library

[31]

Kristen R. Walcott, Greg Humphreys, and Sudhanva Gurumurthi. 2007. Dynamic prediction of architectural vulnerability from microarchitectural state. In Proceedings of the 34th Annual International Symposium on Computer Architecture. 516--527.

Digital Library

[32]

Nicholas J. Wang, Justin Quek, Todd M. Rafacz, and Sanjay J. Patel. 2004. Characterizing the effects of transient faults on a high-performance processor pipeline. In Proceedings of the 2004 International Conference on Dependable Systems and Networks. 61--70.

Digital Library

[33]

Christopher Weaver, Joel Emer, Shubhendu S. Mukherjee, and Steven K. Reinhardt. 2004. Techniques to reduce the soft error rate of a high-performance microprocessor. In Proceedings of the 31st Annual International Symposium on Computer Architecture. 264--275.

Digital Library

Cited By

Cui WTzimpragos GTao YMcmahan JDangwal DTsiskaridze NMichelogiannakis GVasudevan DSherwood T(2019)Language Support for Navigating Architecture Design in Closed FormACM Journal on Emerging Technologies in Computing Systems10.1145/336004716:1(1-28)Online publication date: 25-Oct-2019
https://dl.acm.org/doi/10.1145/3360047
Wang JJiao JFu Y(2019)Ensemble learning based Architecture Vulnerability Factor calculation using partial feature set in processorsJournal of Physics: Conference Series10.1088/1742-6596/1195/1/0120201195(012020)Online publication date: 29-May-2019
https://doi.org/10.1088/1742-6596/1195/1/012020
Cui WDing YDangwal DHolmes AMcMahan JJavadi-Abhari ATzimpragos GChong FSherwood T(2018)CharmProceedings of the 45th Annual International Symposium on Computer Architecture10.1109/ISCA.2018.00023(152-165)Online publication date: 2-Jun-2018
https://dl.acm.org/doi/10.1109/ISCA.2018.00023
Show More Cited By

Index Terms

Mechanistic Modeling of Architectural Vulnerability Factor
1. Computing methodologies
  1. Modeling and simulation
    1. Model development and analysis
      1. Modeling methodologies

Recommendations

A mechanistic performance model for superscalar out-of-order processors

A mechanistic model for out-of-order superscalar processors is developed and then applied to the study of microarchitecture resource scaling. The model divides execution time into intervals separated by disruptive miss events such as branch ...
Using hardware vulnerability factors to enhance AVF analysis
ISCA '10

Fault tolerance is now a primary design constraint for all major microprocessors. One step in determining a processor's compliance to its failure rate target is measuring the Architectural Vulnerability Factor (AVF) of each on-chip structure. The AVF of ...
A first-order mechanistic model for architectural vulnerability factor
ISCA '12

Soft error reliability has become a first-order design criterion for modern microprocessors. Architectural Vulnerability Factor (AVF) modeling is often used to capture the probability that a radiation-induced fault in a hardware structure will manifest ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Transactions on Computer Systems

ACM Transactions on Computer Systems Volume 32, Issue 4

January 2015

124 pages

ISSN:0734-2071

EISSN:1557-7333

DOI:10.1145/2723895

Editor:
Todd C. Mowry
Carnegie Mellon University, Pittsburgh, PA

Issue’s Table of Contents

Copyright © 2015 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 20 January 2015

Accepted: 01 September 2014

Revised: 01 June 2014

Received: 01 September 2013

Published in TOCS Volume 32, Issue 4

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article
Research
Refereed

Funding Sources

European Research Council under the European Community's Seventh Framework Programme (FP7/2007-2013)/ERC
European Community's Seventh Framework Programme (FP7/2007-2013)/ERC
Scientific Research - Flanders (FWO)
AMD
NSF

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
422
Total Downloads

Downloads (Last 12 months)12
Downloads (Last 6 weeks)2

Reflects downloads up to 05 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Cui WTzimpragos GTao YMcmahan JDangwal DTsiskaridze NMichelogiannakis GVasudevan DSherwood T(2019)Language Support for Navigating Architecture Design in Closed FormACM Journal on Emerging Technologies in Computing Systems10.1145/336004716:1(1-28)Online publication date: 25-Oct-2019
https://dl.acm.org/doi/10.1145/3360047
Wang JJiao JFu Y(2019)Ensemble learning based Architecture Vulnerability Factor calculation using partial feature set in processorsJournal of Physics: Conference Series10.1088/1742-6596/1195/1/0120201195(012020)Online publication date: 29-May-2019
https://doi.org/10.1088/1742-6596/1195/1/012020
Cui WDing YDangwal DHolmes AMcMahan JJavadi-Abhari ATzimpragos GChong FSherwood T(2018)CharmProceedings of the 45th Annual International Symposium on Computer Architecture10.1109/ISCA.2018.00023(152-165)Online publication date: 2-Jun-2018
https://dl.acm.org/doi/10.1109/ISCA.2018.00023
Li TAmbrose JRagel RParameswaran S(2016)Processor Design for Soft ErrorsACM Computing Surveys10.1145/299635749:3(1-44)Online publication date: 8-Nov-2016
https://dl.acm.org/doi/10.1145/2996357

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Article

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Issue’s Table of Contents