More Web Proxy on the site http://driver.im/

research-article

Protecting bus-based hardware IP by secret sharing

Authors:

Farinaz Koushanfar,

Igor L. MarkovAuthors Info & Claims

DAC '08: Proceedings of the 45th annual Design Automation Conference

Pages 846 - 851

https://doi.org/10.1145/1391469.1391684

Published: 08 June 2008 Publication History

Abstract

Our work addresses protection of hardware IP at the mask level with the goal of preventing unauthorized manufacturing. The proposed protocol based on chip locking and activation is applicable to a broad category of electronic systems with a primary bus. Such designs include (1) numerous IP offerings for USB, PCI, PCI-E, AMBA and other bus standards typically used in system-on-a-chip designs and computer peripherals, (2) SRAM-based FPGAs that are programmed through an input bus, (3) general-purpose and embedded microprocessors, including soft cores, (4) DSPs, (5) network processors, and (6) game consoles. Our key insight is that such designs can be locked by scrambling the central bus by controlled reversible bit-permutations and substitutions. To securely establish a unique code per chip to control bus scrambling, we employ true random number generators and Diffie-Hellman cryptography during activation.

References

[1]

Y. Alkabani and F. Koushanfar, "Active hardware metering for intellectual property protection and security", USENIX Security, pp. 291--306, 2007.

Digital Library

[2]

Y. Alkabani, F. Koushanfar and M. Potkonjak, "Remote activation of ICs for piracy prevention and digital right management", ICCAD, pp. 674--677, 2007.

Digital Library

[3]

L. Benini and G. De Micheli, "Networks on Chips: A New SoC Paradigm", Computer 35(1), pp. 70--78, 2002.

Digital Library

[4]

G. D. Hachtel and F. Somenzi. Logic Synthesis And Verification Algorithms. Kluwer, 2000.

Digital Library

[5]

A. Kahng, J. Lach, W. Mangione-Smith, S. Mantik, I. Markov, M. Potkonjak, P. Tucker, H. Wang and G. Wolfe, "Watermarking Techniques for Intellectual Property Protection", DAC, pp. 776--781, 1998.

Digital Library

[6]

K. Keutzer, S. Malik, R. Newton, J. Rabaey and A. Sangiovanni-Vincentelli, "System Level Design: Orthogonalization of Concerns and Platform-Based Design", IEEE TCAD, 19(12), pp. 1523--1543, 2000.

Digital Library

[7]

J. Lach, W. Mangione-Smith and M. Potkonjak, "Signature hiding techniques for FPGA intellectual property protection", ICCAD, pp. 186--189, 1998.

Digital Library

[8]

R. B. Lee et al., "Single-Cycle Bit Permutations with MOMR Execution," J. Comp. Sci. Tech. 20(5), 2005.

[9]

K. N. Patel, I. L. Markov and J. P. Hayes, "Efficient Synthesis of Linear Reversible Circuits", IWLS, pp. 470--477, 2004.

[10]

J. Rabaey, K. Keutzer, M. Sheets, S. Malik, A. Mihal, A. Sangiovanni-Vincentelli and M. Sgroi, "Addressing the System-on-a-Chip Interconnect Woes Through Communication-Based Design", DAC '01, pp. 667--672.

Digital Library

[11]

J. A. Roy, F. Koushanfar and I. L. Markov, "EPIC: Ending Piracy of Integrated Circuits," DATE, pp. 1069--1074, 2008.

Digital Library

[12]

B. Schneier, Applied Cryptography. John Wiley & Sons, 1996.

[13]

V. V. Shende, A. K. Prasad, I. L. Markov and J. P. Hayes, "Synthesis of Reversible Logic Circuits", IEEE TCAD 22(6), pp. 710--722, 2003.

Digital Library

[14]

M. Sgroi, L. Lavagno and A. Sangiovanni-Vincentelli, "Formal Models for Embedded System Design", IEEE Design and Test of Computers 17(2), pp. 14--27, 2000.

Digital Library

[15]

S. Trimberger, "Trusted Design in FPGAs", DAC, pp. 5--8, 2007.

Digital Library

Cited By

Cui AWeng ZZhang HQu GLi H(2022)SATAM: A SAT Attack Resistant Active Metering Against IC OverbuildingIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2022.314824410:4(2025-2041)Online publication date: 1-Oct-2022
https://doi.org/10.1109/TETC.2022.3148244
Cui AWang Y(2020)How to Retrieve PUF Response from a Fabricated Chip Securely?2020 21st International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED48828.2020.9137044(21-26)Online publication date: Mar-2020
https://doi.org/10.1109/ISQED48828.2020.9137044
Bhunia STehranipoor M(2019)Physical Attacks and CountermeasuresHardware Security10.1016/B978-0-12-812477-2.00015-0(245-290)Online publication date: 2019
https://doi.org/10.1016/B978-0-12-812477-2.00015-0
Show More Cited By

Index Terms

Protecting bus-based hardware IP by secret sharing
1. Social and professional topics
  1. Computing / technology policy
    1. Intellectual property

Recommendations

Network-on-Chip interconnect for pairing-based cryptographic IP cores

On-chip data traffic in cryptographic circuits often consists of very long words or large groups of smaller words exchanged between processing elements. The resulting wide cross-chip buses exhibit power, congestion and scalability problems. In this ...
Trading Hardware Overhead for Communication Performance in Mesh-Type Topologies
DSD '10: Proceedings of the 2010 13th Euromicro Conference on Digital System Design: Architectures, Methods and Tools

Several alternatives of mesh-type topologies have been published for the use in Networks-on-Chip. Due to their regularity, mesh-type topologies often serve as a foundation to investigate new ideas or to customize the topology to application-specific ...
Design LIN Bus Controller IP Core Based on Spartan3S400 and Vehicle Applications
ICEICE '12: Proceedings of the 2012 Second International Conference on Electric Information and Control Engineering - Volume 02

Based on the Spartan3S400 chip to design a IP Core of LIN Bus Controller, embedded into the chip to achieve multiple LIN Bus controllers in one chip, the designer can reduce the number of LIN Bus controller and power consumption of the vehicle body. The ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '08: Proceedings of the 45th annual Design Automation Conference

June 2008

993 pages

ISBN:9781605581156

DOI:10.1145/1391469

General Chair:
Limor Fix
Intel Research Pittsburgh, Pittsburgh, PA

Copyright © 2008 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

The EDA Consortium
IEEE/CASS/CANDE/CEDA
SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 08 June 2008

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

DAC '08

Sponsor:

SIGDA

DAC '08: The 45th Annual Design Automation Conference 2008

June 8 - 13, 2008

California, Anaheim

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

32
Total Citations
View Citations
339
Total Downloads

Downloads (Last 12 months)10
Downloads (Last 6 weeks)1

Reflects downloads up to 30 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Cui AWeng ZZhang HQu GLi H(2022)SATAM: A SAT Attack Resistant Active Metering Against IC OverbuildingIEEE Transactions on Emerging Topics in Computing10.1109/TETC.2022.314824410:4(2025-2041)Online publication date: 1-Oct-2022
https://doi.org/10.1109/TETC.2022.3148244
Cui AWang Y(2020)How to Retrieve PUF Response from a Fabricated Chip Securely?2020 21st International Symposium on Quality Electronic Design (ISQED)10.1109/ISQED48828.2020.9137044(21-26)Online publication date: Mar-2020
https://doi.org/10.1109/ISQED48828.2020.9137044
Bhunia STehranipoor M(2019)Physical Attacks and CountermeasuresHardware Security10.1016/B978-0-12-812477-2.00015-0(245-290)Online publication date: 2019
https://doi.org/10.1016/B978-0-12-812477-2.00015-0
Amir SShakya BForte DTehranipoor MBhunia SBehjat LHan JVelev MChen D(2017)Comparative Analysis of Hardware Obfuscation for IP ProtectionProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060495(363-368)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060495
Shamsi KLi MMeade TZhao ZPan DJin YBehjat LHan JVelev MChen D(2017)Circuit Obfuscation and Oracle-guided AttacksProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060494(357-362)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060494
Shamsi KLi MMeade TZhao ZPan DJin YBehjat LHan JVelev MChen D(2017)Cyclic Obfuscation for Creating SAT-Unresolvable CircuitsProceedings of the Great Lakes Symposium on VLSI 201710.1145/3060403.3060458(173-178)Online publication date: 10-May-2017
https://dl.acm.org/doi/10.1145/3060403.3060458
Colombier BBossuet LMureddu UHely D(2017)A comprehensive hardware/software infrastructure for IP cores design protection2017 International Conference on Field Programmable Technology (ICFPT)10.1109/FPT.2017.8280156(263-266)Online publication date: Dec-2017
https://doi.org/10.1109/FPT.2017.8280156
Cui AQian XQu GLi H(2017)A New Active IC Metering Technique Based on Locking Scan Cells2017 IEEE 26th Asian Test Symposium (ATS)10.1109/ATS.2017.20(40-45)Online publication date: Nov-2017
https://doi.org/10.1109/ATS.2017.20
Karri RSinanoglu ORajendran J(2017)Physical Unclonable Functions and Intellectual Property Protection TechniquesFundamentals of IP and SoC Security10.1007/978-3-319-50057-7_8(199-222)Online publication date: 25-Jan-2017
https://doi.org/10.1007/978-3-319-50057-7_8
Zhou H(2017)Structural Transformation-Based ObfuscationHardware Protection through Obfuscation10.1007/978-3-319-49019-9_9(221-239)Online publication date: 5-Jan-2017
https://doi.org/10.1007/978-3-319-49019-9_9
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents