More Web Proxy on the site http://driver.im/

Article

Wire density driven global routing for CMP variation and timing

Authors:

Ruchir PuriAuthors Info & Claims

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

Pages 487 - 492

https://doi.org/10.1145/1233501.1233599

Published: 05 November 2006 Publication History

Abstract

In this paper, we propose the first wire density driven global routing that considers CMP variation and timing. To enable CMP awareness during global routing, we propose a compact predictive CMP model with dummy fill, and validate it with extensive industry data. While wire density has some correlation and similarity to the conventional congestion metric, they are indeed different in the global routing context. Therefore, wire density rather than congestion should be a unified metric to improve both CMP variation and timing. The proposed wire density driven global routing is implemented in a congestion-driven global router [5] for CMP and timing optimization. The new global router utilizes several novel techniques to reduce the wire density of CMP and timing hotspots. Our experimental results are very encouraging. The proposed algorithm improves CMP variation and timing by over 7% with negligible overhead in wirelength and even slightly better routability, compared to the pure congestion-driven global router [5].

References

[1]

C. Albrecht. Global Routing by New Approximation Algorithms for Multicommodity Flow. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20, May 2001.

Digital Library

[2]

R. Arunachaiam, K. rajagopal, and L. T. Pileggi. TACO: Timing Analysis with COupling. In Proc. Design Automation Conf., June 2000.

Digital Library

[3]

H. B. Bakoglu. Circuits, Interconnections, and Packaging for VLSI. In Addison-Wesley Publishing Company, 1990.

[4]

M. R. Becer, D. Blaauw, R. Panda, and I. N. Hajj. Early Probabilistic Noise Estimation for Capacitively Coupled Interconnects. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22, March 2003.

Digital Library

[5]

M. Cho and D. Z. Pan. BoxRouter: A New Global Router Based on Box Expansion and Progressive ILP. In Proc. Design Automation Conf., July 2006.

Digital Library

[6]

S. J. Fang, T. H. Smith, G. B. Shinn, J. A. Stefani, and D. S. Boning. Advanced Process Control in Dielectric Chemical Mechanical Polishing (CMP). In Chemical Mechanical Polish for ULSI Multilevel Interconnection Conference, Feb 1999.

[7]

T. E. Gbondo-Tugbawa. Chip-Scale Modeling of Pattern Dependencies in Copper Chemical Mechanical Polishing Process. In Ph.D. Thesis, Massachusetts Institute of Technology, 2002.

[8]

R. T. Hadsell and P. H. Madden. Improved Global Routing through Congestion Estimation. In Proc. Design Automation Conf., June 2003.

Digital Library

[9]

L. He, A. B. Kahng, K. Tam, and J. Xiong. Design of IC: Interconnects with Accurate Modeling of CMP. In Int. Society for Optical Engineering (SPIE) Symp. on Microlithograhpy, Mar 2005.

[10]

T.-Y. Ho, Y.-W. Change, S.-J. Chen, and D. T. Lee. A Fast Crosstalk- and Performance-Driven Multilevel Routing System. In Proc. Int. Conf. on Computer Aided Design, Nov 2003.

Digital Library

[11]

http://www.ece.ucsb.edu/~kastner/labyrinth/.

[12]

http://www.praesagus.com/.

[13]

J. Hu and S. Sapatnekar. A Timing-Constrained Algorithm for Simultaneous Global Routing of Multimple Nets. In Proc. Int. Conf. on Computer Aided Design, 2000.

Digital Library

[14]

J. Hu and S. Sapatnekar. A Survey On Multi-net Global Routing for Integrated Circuits. Integration, the VLSI Journal, 31, 2002.

[15]

S. Im, N. Srivastava, K. Banerjee, and K. E. Goodson. Scaling Analysis of Multilevel Interconnect Temperatrues for High-Performance ICs. IEEE Trans. on Electron Devices, 52, Dec 2005.

[16]

International Technology Roadmap for Semiconductors (ITRS). 2005.

[17]

R. Kastner, E. Bozorgzadeh, and M. Sarrafzadeh. Pattern Routing: Use and Theory for Increasing Predictability and Avoiding Coupling. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 21, July 2002.

Digital Library

[18]

D. A. Kirkpatrick and A. L. Sangiovanni-Vincentelli. Techniques For Crosstalk Avoidance In The Physical Design Of High-performance Digital Systems. In Proc. Int. Conf. on Computer Aided Design, 1994.

Digital Library

[19]

S. Lakshminarayanan, P. J. Wright, and J. Pallinti. Electrical characterization of the copper CMP process and derivation of metal layout rules. IEEE Trans. on Semiconductor Manufacturing, 16, Nov 2003.

[20]

W.-S. Lee, K.-H. Lee, J.-K. Park, T.-K. Kim, and Y.-K. Park. Investigation of the capacitance deviation due to metal-fills and the effective interconnect geometry modeling. In Proc. Int. Symp. on Quality Electronic Design, Nov 2003.

Digital Library

[21]

X. Qi, A. Gyure, Y. Luo, S. C. Lo, M. Shahram, and K. Singhal. Emerging technologies: Measurement and characterization of pattern dependent process variations of interconnect resistance, capacitance and inductance in nanometer technologies. In ACM Great Lakes symposium on VLSI, April 2006.

Digital Library

[22]

P. Saxena and S. Gupta. On Integrating Power and Signal Routing for Shield Count Minimization in Congested Regions. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 22, April 2003.

Digital Library

[23]

R. Tian, D. F. Wong, and R. Boone. Model-Based Dummy Feature Placement for Oxide Chemical-Mechanical Polishing Manufacturability. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 20, 2001.

Digital Library

[24]

A. Vittal and M. Marek-Sadowska. Crosstalk reduction for VLSI. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 16, March 1997.

Digital Library

[25]

J. Westra, P. Groeneveld, T. Yan, and P. H. Madden. Global Routing: Metrics, Benchmarks, and Tools. In IEEE DATC Electronic Design Process, April 2005.

[26]

D. Wu, J. Hu, and R. Mahapatra. Coupling Aware Timing Optimization and Antenna Avoidance in Layer Assignment. In Proc. Int. Symp. on Physical Design, April 2005.

Digital Library

[27]

D. Wu, J. Hu, M. Zhao, and R. Mahapatra. Timing Driven Track Routing Considering Coupling Capacitance. In Proc. Asia and South Pacific Design Automation Conf., 2005.

Digital Library

[28]

J. Xu, X. Hong, T. Jing, Y. Cai, and J. Gu. A Novel Timing-Driven Global Routing Algorithm Considering Coupling Effects for High Performance Circuit Design. In Proc. Asia and South Pacific Design Automation Conf., Jan 2003.

Digital Library

[29]

P. Zarkesh-Ha, S. Lakshminarayann, K. Doniger, W. Loh, and P. Wright. Impact of Interconnect Pattern Density Information on a 90nm Technology ASIC Design Flow. In Proc. Int. Symp. on Quality Electronic Design, Nov 2003.

Digital Library

[30]

H. Zhou and D. F. Wong. Global routing with crosstalk constraints. IEEE Trans. on Computer-Aided Design of Integrated Circuits and Systems, 18, Nov 1998.

Digital Library

Cited By

Nejatollahi HValencia FBanik SRegazzoni FCammarota RDutt N(2020)Synthesis of Flexible Accelerators for Early Adoption of Ring-LWE Post-quantum CryptographyACM Transactions on Embedded Computing Systems10.1145/337816419:2(1-17)Online publication date: 11-Mar-2020
https://dl.acm.org/doi/10.1145/3378164
Chen FYu HHa Y(2020)Quality Estimation and Optimization of Adaptive Stereo Matching Algorithms for Smart VehiclesACM Transactions on Embedded Computing Systems10.1145/337278419:2(1-24)Online publication date: 10-Feb-2020
https://dl.acm.org/doi/10.1145/3372784
Xing MFeng ZSu YZhang J(2019)An Image Cues Coding Approach for 3D Human Pose EstimationACM Transactions on Multimedia Computing, Communications, and Applications10.1145/336806615:4(1-20)Online publication date: 16-Dec-2019
https://dl.acm.org/doi/10.1145/3368066
Show More Cited By

Index Terms

Wire density driven global routing for CMP variation and timing
1. Hardware
  1. Electronic design automation
    1. Physical design (EDA)

Recommendations

Metal-density driven placement for cmp variation and routability
ISPD '08: Proceedings of the 2008 international symposium on Physical design

In this paper, we propose the first metal-density driven placement algorithm to reduce CMP variation and achieve higher routability. Based on an analytical placement framework, we use a probabilistic routing model to estimate the wire density during the ...
Metal-Density-Driven Placement for CMP Variation and Routability

In this paper, we propose the first metal-density-driven (MDD) placement algorithm to reduce chemical-mechanical planarization/polishing (CMP) variation and achieve higher routability. To efficiently estimate metal density and thickness, we first apply ...
A Timing Driven Congestion Aware Global Router
EAIT '11: Proceedings of the 2011 Second International Conference on Emerging Applications of Information Technology

The multi-net Global Routing Problem (GRP) is a problem of routing a set of nets subject to resources and delay constraints. Many modern routers use FLUTE (Fast Lookup Table Based Rectilinear Steiner Minimal Tree Algorithm for VLSI Design) as the basic ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ICCAD '06: Proceedings of the 2006 IEEE/ACM international conference on Computer-aided design

November 2006

147 pages

ISBN:1595933891

DOI:10.1145/1233501

General Chair:
Soha Hassoun
Tufts Univ., Medford, MA

Copyright © 2006 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation
IEEE-CAS: Circuits & Systems
IEEE-CS: Computer Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 05 November 2006

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ICCAD06

Sponsor:

SIGDA
IEEE-CAS
IEEE-CS

ICCAD06: The International Conference on Computer-Aided Design 2006

November 5 - 9, 2006

California, San Jose

Acceptance Rates

Overall Acceptance Rate 457 of 1,762 submissions, 26%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

55
Total Citations
View Citations
337
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Nejatollahi HValencia FBanik SRegazzoni FCammarota RDutt N(2020)Synthesis of Flexible Accelerators for Early Adoption of Ring-LWE Post-quantum CryptographyACM Transactions on Embedded Computing Systems10.1145/337816419:2(1-17)Online publication date: 11-Mar-2020
https://dl.acm.org/doi/10.1145/3378164
Chen FYu HHa Y(2020)Quality Estimation and Optimization of Adaptive Stereo Matching Algorithms for Smart VehiclesACM Transactions on Embedded Computing Systems10.1145/337278419:2(1-24)Online publication date: 10-Feb-2020
https://dl.acm.org/doi/10.1145/3372784
Xing MFeng ZSu YZhang J(2019)An Image Cues Coding Approach for 3D Human Pose EstimationACM Transactions on Multimedia Computing, Communications, and Applications10.1145/336806615:4(1-20)Online publication date: 16-Dec-2019
https://dl.acm.org/doi/10.1145/3368066
Filho RLuizelli MPetrangeli SVega MHooft JWauters TTurck FGaspary L(2019)Dissecting the Performance of VR Video Streaming through the VR-EXP Experimentation PlatformACM Transactions on Multimedia Computing, Communications, and Applications10.1145/336028615:4(1-23)Online publication date: 16-Dec-2019
https://dl.acm.org/doi/10.1145/3360286
Chen YZheng LWong F(2019)Optimization of Threshold Logic Networks with Node Merging and Wire ReplacementACM Transactions on Design Automation of Electronic Systems10.1145/335874824:6(1-18)Online publication date: 14-Oct-2019
https://dl.acm.org/doi/10.1145/3358748
Kukkala VPasricha SBradley T(2019)JAMS-SGACM Transactions on Design Automation of Electronic Systems10.1145/335539224:6(1-31)Online publication date: 17-Sep-2019
https://dl.acm.org/doi/10.1145/3355392
Song YHyun DLee JJung JShin Y(2019)Cut Optimization for Redundant Via Insertion in Self-Aligned Double PatterningACM Transactions on Design Automation of Electronic Systems10.1145/335539124:6(1-21)Online publication date: 9-Sep-2019
https://dl.acm.org/doi/10.1145/3355391
Der Weth CAbdul AKashyap AKankanhalli M(2019)CloseUp—A Community-Driven Live Online Search EngineACM Transactions on Internet Technology10.1145/330144219:3(1-21)Online publication date: 27-Aug-2019
https://dl.acm.org/doi/10.1145/3301442
Plassan GMorin-Allory KBorrione D(2019)Mining Missing Assumptions from Counter-ExamplesACM Transactions on Embedded Computing Systems10.1145/328875918:1(1-25)Online publication date: 25-Jan-2019
https://dl.acm.org/doi/10.1145/3288759
Chattopadhyay SBeck MRezine AZeller A(2019)Quantifying the Information Leakage in Cache Attacks via Symbolic ExecutionACM Transactions on Embedded Computing Systems10.1145/328875818:1(1-27)Online publication date: 8-Jan-2019
https://dl.acm.org/doi/10.1145/3288758
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents