Article

Crossbar based design schemes for switch boxes and programmable interconnection networks

Authors:

Hongbing Fan,

Yu-Liang WuAuthors Info & Claims

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

Pages 910 - 915

https://doi.org/10.1145/1120725.1121068

Published: 18 January 2005 Publication History

Get Access

Abstract

Crossbars have been considered one of the most standard switching modules in conventional communication networks due to its simplicity in routing algorithm and fabrication regularity. While in programmable on-chip interconnection networks such as the routing networks in field programmable gate arrays (FPGAs), switch boxes are often used for a better tradeoff between routability and area efficiency. Much work has been done on the topology design of switch boxes, e.g. universal switch boxes and hyper-universal switch boxes. However, the layout design of switch boxes tends to be difficult when the topology of switch boxes is less regular. In this paper we revisit the theoretical design aspects of the classic crossbar design schemes and further investigate a new design style, a so called meta-crossbar, which is obtained from a crossbar by adding the least number of switches and direct contacts to achieve the desired optimal routability. We show that a switch box can always be implemented by a meta-crossbar. This means that the layout design of switch boxes can be done almost like crossbars. As a result, we present a hyper-universal meta-crossbar design, and a three level meta-crossbar based interconnection network design, which is capable of routing all group communication requirements.

References

[1]

V. Betz, J. Rose, and A. Marquardt. Architecture and CAD for Deep-Submicron FPGAs. Kluwer-Academic Publisher, Boston MA, 1999.

Digital Library

Google Scholar

[2]

S. Brown, R. Francis, J. Rose, and Z. Vranesic. Field Programmable Gate Arrays. Kluwer-Academic Publisher, Boston MA, 1992.

Digital Library

Google Scholar

[3]

Y.-W. Chang, D. F. Wong, and C. K. Wong. Universal Switch Modules for FPGA Design. ACM Transactions on Design Automation of Electronic Systems., 1(1):80--101, Jan. 1996.

Digital Library

Google Scholar

[4]

H. Fan, J. Liu, Y. Wu, and C. C. Cheung. On Optimal Hyper Universal and Rearrageable Switch Box Designs. IEEE Transactions on Computer Aided Designs, 22(12):1637--1648, Dec. 2003.

Digital Library

Google Scholar

[5]

H. Fan, J. Liu, Y. Wu, and C. Wong. Reduction Design for Generic Universal Switch Blocks. ACM Transactions on Design Automation of Electronic Systems, 7(4):526--546, Oct. 2002.

Digital Library

Google Scholar

[6]

H. Fan, J. Liu, and Y. L. Wu. General Models and a Reduction Design Technique for FPGA Switch Box Designs. IEEE Transactions on Computers, 52(1):21--30, Jan. 2003.

Digital Library

Google Scholar

[7]

H. Fan, J. Liu, Y. L. Wu, and C. C. Cheung. On Optimum Switch Box Designs for 2-D FPGAs. In Proceedings of the 2001 Design Automation Conference (DAC-01), pages 203--208, New York, June 18--22 2001. ACM Press.

Digital Library

Google Scholar

[8]

G. Lemieux and D. Lewis. "Design of Interconnection Networks for Programmable Logic". Kluwer-Academic Publisher, Boston, 2003.

Digital Library

Google Scholar

[9]

J. Rose and S. Brown. Flexibility of Interconnection Structures for Field-Programmable Gate Arrays. IEEE Journal of Solid State Circuits, 26(3):277--282, Mar. 1991.

Crossref

Google Scholar

[10]

H. Schmit and V. Chandra. FPGA Switch Block Layout and Evaluation. In ACM/SIGDA International Symposium on Field-Programmable Gate Arrays, pages 11--18, 2002.

Digital Library

Google Scholar

[11]

M. Shyu, G. M. Wu, Y. D. Chang, and Y. W. Chang. "Generic Universal Switch Blocks". IEEE Trans. on Computers, pages 348--359, April 2000.

Digital Library

Google Scholar

[12]

G. M. Wu and Y. W. Chang. Quasi-Universal Switch Matrices for FPD Design. IEEE Transactions on Computers, 48:11071122, Oct. 1999.

Digital Library

Google Scholar

[13]

Y. Y. Yang. A New Conference Network for Group Communication. IEEE Trans. on Computers, 51(9):995--1009, 2002.

Digital Library

Google Scholar

[14]

M. Yen, S. Chen, and S. Lan. A Three-Stage One-Sided Rearrangeable Polygonal Switching Network. IEEE Trans. on Computers, 50(11):1291--1294, Nov. 2001.

Digital Library

Google Scholar

Cited By

View all

Bhardwaj V(2021)On Comparative Analysis of Advanced Omega Network and Irregular Advance Omega Network2021 Sixth International Conference on Image Information Processing (ICIIP)10.1109/ICIIP53038.2021.9702700(343-346)Online publication date: 26-Nov-2021
https://doi.org/10.1109/ICIIP53038.2021.9702700
Bhardwaj VChauhan PSrivastava RNitin (2021)On Cost Analysis of New Crossbar Interconnection NetworkProceedings of International Conference on Data Science and Applications10.1007/978-981-16-5348-3_4(57-67)Online publication date: 23-Nov-2021
https://doi.org/10.1007/978-981-16-5348-3_4
Yen MYu CLin YChung C(2013)Hyper-Universal Switch Network for FPIC DesignProceedings of the 2013 Seventh International Conference on Complex, Intelligent, and Software Intensive Systems10.1109/CISIS.2013.83(456-460)Online publication date: 3-Jul-2013
https://dl.acm.org/doi/10.1109/CISIS.2013.83
Show More Cited By

Recommendations

Augmented disjoint switch boxes for FPGAs
WISICT '05: Proceedings of the 4th international symposium on Information and communication technologies

Disjoint switch boxes have been used in island-style Field Programmable Gate Arrays (FPGAs) such as Xilinx series FPGAs. However, a disjoint switch box is neither hyper-universal (routable for every set of multi-pin net routing requirements, nor ...
Decomposition Design Theory and Methodology for Arbitrary-Shaped Switch Boxes

We consider the optimal design problem for arbitrary-shaped switch box, (r_1, \ldots, r_k){\hbox{-}}{\rm SB}, in which r_i terminals are located on side i for i = 1, \ldots, k and programmable switches are joining pairs of terminals from different ...
General Models and a Reduction Design Technique for FPGA Switch Box Designs

An FPGA switch box is said to be hyper-universal if it is detailed-routable for any set of multipin nets specifying a routing requirement over the switch box. Comparing with the known universal switch modules, where only 2-pin nets are considered, the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

ASP-DAC '05: Proceedings of the 2005 Asia and South Pacific Design Automation Conference

January 2005

1495 pages

ISBN:0780387376

DOI:10.1145/1120725

General Chair:
Ting-Ao Tang
Fudan University, Shanghai, P. R. China

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 18 January 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

ASPDAC05

Sponsor:

SIGDA

ASPDAC05: Asia and South Pacific Design Automation Conference

January 18 - 21, 2005

Shanghai, China

Acceptance Rates

Overall Acceptance Rate 466 of 1,454 submissions, 32%

Upcoming Conference

ASPDAC '25

Sponsor:
sigda

30th Asia and South Pacific Design Automation Conference

January 20 - 23, 2025

Tokyo , Japan

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
302
Total Downloads

Downloads (Last 12 months)9
Downloads (Last 6 weeks)1

Reflects downloads up to 01 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Bhardwaj V(2021)On Comparative Analysis of Advanced Omega Network and Irregular Advance Omega Network2021 Sixth International Conference on Image Information Processing (ICIIP)10.1109/ICIIP53038.2021.9702700(343-346)Online publication date: 26-Nov-2021
https://doi.org/10.1109/ICIIP53038.2021.9702700
Bhardwaj VChauhan PSrivastava RNitin (2021)On Cost Analysis of New Crossbar Interconnection NetworkProceedings of International Conference on Data Science and Applications10.1007/978-981-16-5348-3_4(57-67)Online publication date: 23-Nov-2021
https://doi.org/10.1007/978-981-16-5348-3_4
Yen MYu CLin YChung C(2013)Hyper-Universal Switch Network for FPIC DesignProceedings of the 2013 Seventh International Conference on Complex, Intelligent, and Software Intensive Systems10.1109/CISIS.2013.83(456-460)Online publication date: 3-Jul-2013
https://dl.acm.org/doi/10.1109/CISIS.2013.83
Beckett PMemon T(2012)Reconfigurable Blocks Based on Balanced TernaryJournal of Signal Processing Systems10.1007/s11265-010-0559-567:1(3-13)Online publication date: 1-Apr-2012
https://dl.acm.org/doi/10.1007/s11265-010-0559-5
Beckett P(2009)Towards a balanced ternary FPGA2009 International Conference on Field-Programmable Technology10.1109/FPT.2009.5377659(46-53)Online publication date: Dec-2009
https://doi.org/10.1109/FPT.2009.5377659
Hongbing Fan Yu-Liang Wu (2005)On three-stage interconnection networks for group communicationsConference, Emerging Information Technology 2005.10.1109/EITC.2005.1544336(35-38)Online publication date: 2005
https://doi.org/10.1109/EITC.2005.1544336

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Recommendations

Augmented disjoint switch boxes for FPGAs

Decomposition Design Theory and Methodology for Arbitrary-Shaped Switch Boxes

General Models and a Reduction Design Technique for FPGA Switch Box Designs