More Web Proxy on the site http://driver.im/

Article

Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model

Authors:

John A. Gubner,

Charlie Chung-Ping ChenAuthors Info & Claims

DAC '05: Proceedings of the 42nd annual Design Automation Conference

Pages 83 - 88

https://doi.org/10.1145/1065579.1065606

Published: 13 June 2005 Publication History

Abstract

Recent study shows that the existing first order canonical timing model is not sufficient to represent the dependency of the gate delay on the variation sources when processing and operational variations become more and more significant. Due to the nonlinearity of the mapping from variation sources to the gate/wire delay, the distribution of the delay is no longer Gaussian even if the variation sources are normally distributed. A novel quadratic timing model is proposed to capture the non-linearity of the dependency of gate/wire delays and arrival times on the variation sources. Systematic methodology is also developed to evaluate the correlation and distribution of the quadratic timing model. Based on these, a novel statistical timing analysis algorithm is propose which retains the complete correlation information during timing analysis and has the same computation complexity as the algorithm based on the canonical timing model. Tested on the ISCAS circuits, the proposed algorithm shows 10x accuracy improvement over the existing first order algorithm while no significant extra runtime is needed.

References

[1]

J.-J. Liou, A. Krstic, L.-C. Wang, and K.-T. Cheng, "False-path-aware statistical timing analysis and efficient path selection for delay testing and timing validation," Design Automation Conference, 2002. Proceedings. 39th, pp. 566--569, June 2002.

Digital Library

[2]

M. Orshansky, "Fast computation of circuit delay probability distribution for timing graphs with arbitary node correlation," TAU'04, Feb 2004.

[3]

M. Orshansky and K. Keutzer, "A general probabilistic framework for worst case timing analysis," Design Automation Conference, 2002. Proceedings. 39th, pp. 556--561, June 2002.

Digital Library

[4]

A. Agarwal, D. Blaauw, V. Zolotov, S. Sundareswaran, M. Zhao, K. Gala, and R. Panda, "Statistical delay computation considering spatial correlations," Design Automation Conference, 2003. Proceedings of the ASP-DAC 2003. Asia and South Pacific, pp. 271--276, Jan 2003.

Digital Library

[5]

A. Agarwal, V. Zolotov, and D. Blaauw, "Statistical timing analysis using bounds and selective enumeration," IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 22, no. 9, pp. 1243--1260, Sept 2003.

Digital Library

[6]

C. Visweswariah, K. Ravindran, and K. Kalafala, "First-order parameterized block-based statistical timing analysis," TAU'04, Feb 2004.

Digital Library

[7]

A. Agarwal, D. Blaauw, and V. Zolotov, "Statistical timing analysis for intra-die process variations with spatial correlations," Computer Aided Design, 2003 International Conference on. ICCAD-2003, pp. 900--907, Nov 2003.

Digital Library

[8]

S. Bhardwaj, S. B. Vrudhula, and D. Blaauw, "τau: Timing analysis under uncertainty," ICCAD'03, pp. 615--620, Nov 2003.

Digital Library

[9]

A. Devgan and C. Kashyap, "Block-based static timing analysis with uncertainty," ICCAD'03, pp. 607--614, Nov 2003.

Digital Library

[10]

H. Chang and S. S. Sapatnekar, "Statistical timing analysis considering spatial correlations using a single pert-like traversal," ICCAD'03, pp. 621--625, Nov 2003.

Digital Library

[11]

S. Tsukiyama, M. Tanaka, and M. Fukui, "A statistical static timing analysis considering correlations between delays," Proceedings of the 2001 conference on Asia South Pacific design automation, January 2001.

Digital Library

[12]

S. R. Nassif, "Modeling and analysis of manufacturing variations," CICC, pp. 223--228, 2001.

[13]

S. Nassif, "Within-chip variability analysis," Electron Devices Meeting, 1998. IEDM '98 Technical Digest., International, pp. 283--286, Dec 1998.

[14]

X. Li, J. Le, P. Gopalakrishnan, and L. T. Pileggi, "Asymptotic probability extraction for non-normal distributions of circuit," ICCAD'04, pp. 2--9, Nov 2004.

Digital Library

[15]

B. V. Gnedenko, Theory of Probability, 6th ed. Gordon and Breach Science Publishers, 1997, translated from Russian by Igor A. Ushakov.

[16]

C. Clark, "The greatest of a finite set of random variables," Operations Research, pp. 145--162, March 1961.

Digital Library

Cited By

Fu WJin LLing MZheng YShi L(2020)VASTA: A Wide Voltage Statistical Timing Analysis Tool Based on Variation-Aware Cell Delay ModelsIEEE Access10.1109/ACCESS.2020.30352638(197194-197202)Online publication date: 2020
https://doi.org/10.1109/ACCESS.2020.3035263
Zhang YNadarajah S(2020)Exact Distribution of the Max/Min of Two Correlated Random VariablesWireless Personal Communications10.1007/s11277-020-07750-zOnline publication date: 27-Aug-2020
https://doi.org/10.1007/s11277-020-07750-z
Zhang GLi BShi YHu JSchlichtmann U(2019)EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process VariationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.281871338:4(705-718)Online publication date: Apr-2019
https://doi.org/10.1109/TCAD.2018.2818713
Show More Cited By

Index Terms

Correlation-preserved non-gaussian statistical timing analysis with quadratic timing model
1. Hardware
  1. Hardware validation
    1. Functional verification

Recommendations

Correlation-aware statistical timing analysis with non-gaussian delay distributions
DAC '05: Proceedings of the 42nd annual Design Automation Conference

Process variations have a growing impact on circuit performance for today's integrated circuit (IC) technologies. The Non-Gaussian delay distributions as well as the correlations among delays make statistical timing analysis more challenging than ever. ...
Correlation-Preserved Statistical Timing With a Quadratic Form of Gaussian Variables

A recent study shows that the existing first-order canonical timing model is not sufficient to represent the dependency of the gate/wire delay on the processing and operational variations when these variations become more and more significant. Due to ...
Latch modeling for statistical timing analysis
DATE '08: Proceedings of the conference on Design, automation and test in Europe

Latch based circuits are widely adopted in high performance circuits. But there is a lack of accurate latch models for doing timing analysis. In this paper, we propose a new latch delay model in the context of SSTA based on a new perspective of latch ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

DAC '05: Proceedings of the 42nd annual Design Automation Conference

June 2005

984 pages

ISBN:1595930582

DOI:10.1145/1065579

General Chair:
William H. Joyner
IBM Corp./SRC
,
Program Chairs:
Grant E. Martin
Tensilica, Inc.
,
Andrew B. Kahng
University of California at San Diego, CA

Copyright © 2005 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 13 June 2005

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

DAC05

Sponsor:

DAC05: The 42nd Annual Design Automation Conference 2005

June 13 - 17, 2005

California, Anaheim, USA

Acceptance Rates

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

112
Total Citations
View Citations
380
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)1

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Fu WJin LLing MZheng YShi L(2020)VASTA: A Wide Voltage Statistical Timing Analysis Tool Based on Variation-Aware Cell Delay ModelsIEEE Access10.1109/ACCESS.2020.30352638(197194-197202)Online publication date: 2020
https://doi.org/10.1109/ACCESS.2020.3035263
Zhang YNadarajah S(2020)Exact Distribution of the Max/Min of Two Correlated Random VariablesWireless Personal Communications10.1007/s11277-020-07750-zOnline publication date: 27-Aug-2020
https://doi.org/10.1007/s11277-020-07750-z
Zhang GLi BShi YHu JSchlichtmann U(2019)EffiTest2: Efficient Delay Test and Prediction for Post-Silicon Clock Skew Configuration Under Process VariationsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2018.281871338:4(705-718)Online publication date: Apr-2019
https://doi.org/10.1109/TCAD.2018.2818713
Li BHashimoto MSchlichtmann U(2018)From Process Variations to Reliability: A Survey of Timing of Digital Circuits in the Nanometer EraIPSJ Transactions on System LSI Design Methodology10.2197/ipsjtsldm.11.211(2-15)Online publication date: 2018
https://doi.org/10.2197/ipsjtsldm.11.2
Zheng ZNatarajan KTeo C(2016)Least Squares Approximation to the Distribution of Project Completion Times with Gaussian UncertaintyOperations Research10.1287/opre.2016.152864:6(1406-1421)Online publication date: 1-Dec-2016
https://dl.acm.org/doi/10.1287/opre.2016.1528
Bhatnagar PKumar NBhatnagar PAgarwal N(2016)Logic depth aware context independent timing model generation10.1063/1.4942704(020022)Online publication date: 2016
https://doi.org/10.1063/1.4942704
Kumar NBhatnagar PAgarwal NBhatnagar P(2016)Concurrent multi-mode timing model generation for hierarchical timing analysis10.1063/1.4942699(020017)Online publication date: 2016
https://doi.org/10.1063/1.4942699
Kumar NBhatnagar PAgarwal NBhatnagar P(2016)Challenges in probabilistic timing model generation in integrated circuits10.1063/1.4942690(020008)Online publication date: 2016
https://doi.org/10.1063/1.4942690
S RVijaykumar MVasudevan V(2015)A Skew-Normal Canonical Model for Statistical Static Timing AnalysisIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2015.2501370(1-10)Online publication date: 2015
https://doi.org/10.1109/TVLSI.2015.2501370
Li BSchlichtmann U(2015)Statistical Timing Analysis and Criticality Computation for Circuits With Post-Silicon Clock Tuning ElementsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.243214334:11(1784-1797)Online publication date: Nov-2015
https://doi.org/10.1109/TCAD.2015.2432143
Show More Cited By

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents