More Web Proxy on the site http://driver.im/

Article

A Configurable Network Protocol for Cluster Based Communications using Modular Hardware Primitives on an Intelligent NIC

Authors:

Ranjesh G. Jaganathan,

Keith D. Underwood,

Ron SassAuthors Info & Claims

SC '03: Proceedings of the 2003 ACM/IEEE conference on Supercomputing

Page 22

https://doi.org/10.1145/1048935.1050173

Published: 15 November 2003 Publication History

Abstract

The high overhead of generic protocols like TCP/IP provides strong motivation for the development of a better protocol architecture for cluster-based parallel computers. Reconfigurable computing has a unique opportunity to contribute hardware level protocol acceleration while retaining the flexibility to adapt to changing needs. Specifically, applications on a cluster have various quality of service needs. In addition, these applications typically run for a long time relative to the reconfiguration time of an FPGA. Thus, it is possible to provide application-specific protocol processing to improve performance and reduce space utilization. Reducing space utilization permits the use of a greater portion of the FPGA for other application-specific processing. This paper focuses on work to create a set of parameterizable components that can be put together as needed to obtain a customized protocol for each application. To study the feasibility of such an architecture, hardware components were built that can be stitched together as needed to provide the required functionality. Feasibility is demonstrated using four different protocol configurations, namely: (1) unreliable packet transfer; (2) reliable, unordered message transfer without duplicate elimination; (3) reliable, unordered message transfer with duplicate elimination; and (4) reliable, ordered message transfer with duplicate elimination. The different configurations illustrate trade-offs between chip space and functionality.

References

[1]

{1} E. A. Arnould, F. J. Bitz, E. C. Cooper, H. T. Kung, R. D. Sansom, and P. A. Steenkiste. The design of nectar: A network backplane for heterogeneous multicomputers. In Proceedings of the 3rd International Conference on Architectural Support for Programming Languages and Operating System (ASPLOS), volume 24, pages 205-216, New York, NY, 1989. ACM Press.

Digital Library

[2]

{2} P. Bellows, V. Bhaskaran, J. Flidr, T. Lehman, B. Schott, and K. D. Underwood. GRIP: A reconfigurable architecture for host-based gigabit-rate packet processing. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April 2002.

Digital Library

[3]

{3} N. J. Boden, D. Cohen, R. E. Felderman, A. E. Kulawik, C. L. Seitz, J. N. Seizovic, and W.-K. Su. Myrinet: A gigabit-per-second local area network. IEEE Micro, 15(1):29-36, 1995.

Digital Library

[4]

{4} D. Buntinas, D. K. Panda, and P. Sadayappan. Fast NIC-level Barrier over Myrinet/GM. In Proceedings of Int'l Parallel and Distributed Processing Symposium (IPDPS), 2001.

Digital Library

[5]

{5} Compaq. Compaq Servernet II SAN interconnect for scalable computing clusters, June 2000. From Whitepaper found at http://www.compaq.com/support/techpubs/whitepapers/- tc000602wp.html.

[6]

{6} I. Compaq and M. Corporations. Virtual Interface Architecture Specification. December 1997.

[7]

{7} K. Compton and et al. An introduction to reconfigurable computing.

[8]

{8} A. Dandalis, V. K. Prasanna, and J. D. P. Rolim. An adaptive cryptographic engine for IPSec architectures. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, pages 132-141, Napa Valley, CA, April 2000.

Digital Library

[9]

{9} R. Franklin, D. Carver, and B. Hutchings. Assisting network intrusion detection with reconfigurable hardware. In Proceedings of the IEEE Symposium on Field-Programmable Custom Computing Machines, April 2002.

Digital Library

[10]

{10} C. Kosak, D. Eckhardt, T. Mummert, and P. Steenkiste. Buffer management and flow control in the credit net ATM host interface. volume 20, pages 370-378, 1995.

[11]

{11} V. Kumar, A. Grama, A. Gupta, and G. Karypis. Introduction to Parallel Computing: Design and Analysis of Algorithms . The Benjamin/Cummings Publishing Company, Inc., Redwood City, California, 1994.

Digital Library

[12]

{12} J. W. Lockwood, J. S. Turner, and D. E. Taylor. Field programmable port extender (FPX) for distributed routing and queueing. In Proceedings of the ACM International Symposium on Field Programmable Gate Arrays, pages 30-39, Napa Valley, CA, April 2000.

Digital Library

[13]

{13} R. P. Martin, A. M. Vahdat, D. E. Culler, and T. E. Anderson. Effects of communication latency, overhead, and bandwidth in a cluster architecture. In Proceedings of the 24th Annual International Symposium on Computer Architecture, June 1997.

Digital Library

[14]

{14} J. T. McHenry, P.W. Dowd, F. A. Pellegrino, T. M. Carrozzi, and W. B. Cocks. An FPGA-based coprocessor for ATM firewalls. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, pages 30-39, Napa Valley, CA, April 1997.

Digital Library

[15]

{15} F. Petrini, W. chun Feng, A. Hoisie, S. Coll, and E. Frachtenberg. The Quadrics network: High-performance clustering technology. IEEE Micro, 22(1):46-57, /2002.

Digital Library

[16]

{16} C. A. F. D. Rose, R. Novaes, T. Ferreto, F. A. D. de Oliveira, M. E. Barreto, R. B. Avila, P. O. A. Navaux, and H.-U. Heiss. The scalable coherent interface (sci) as an alternative for cluster interconnection.

[17]

{17} P. Shivam, P. Wyckoff, and D. Panda. EMP: Zero-copy OS-bypass NIC-driven Gigabit Ethernet message passing. In Proceedings of the 2001 Conference of Supercomputing, 2001.

Digital Library

[18]

{18} P. Shivam, P. Wyckoff, and D. Panda. Can user-level protocols take advantage of multi-CPU NICs? In Proceedings of the International Parallel and Distributed Processing Symposium , April 2002.

Digital Library

[19]

{19} K. Underwood, R. Sass, and W. Ligon. Acceleration of a 2d-fft on an adaptable computing cluster. In Proceedings of the IEEE Symposium on FPGAs for Custom Computing Machines, April 2001.

Digital Library

[20]

{20} K. D. Underwood. An Evaluation of the Integration of Re-configurable Hardware with the Network Interface in Cluster Computer Systems. PhD thesis, Clemson University, Aug. 2002.

Digital Library

[21]

{21} K. D. Underwood, W. B. Ligon, and R. R. Sass. Analysis of a prototype intelligent network interface. to appear in Concurrency and Computation: Practice and Experience, 15, 2003.

[22]

{22} K. D. Underwood, R. R. Sass, and W. B. Ligon, III. Cost effectiveness of an adaptable computing cluster. In Proceedings of the 2001 Conference on Supercomputing, Nov. 2001.

Digital Library

[23]

{23} T. von Eicken, A. Basu, V. Buch, and W. Vogels. U-net: A user-level network interface for parallel and distributed computing. In Proceedings of the 15th ACM Symposium on Operating Systems Principles (SOSP), pages 40-53, Dec. 1995.

Digital Library

[24]

{24} T. von Eicken, D. E. Culler, S. C. Goldstein, and K. E. Schauser. Active messages: A mechanism for integrated communication and computation. In 19th International Symposium on Computer Architecture, pages 256-266, Gold Coast, Australia, 1992.

Digital Library

Cited By

Aung TNwe AKhin Mar Soe Naing TNi Lar Thein (2005)Utilizing Multiple Networks for Interprocess Communication in Cluster Computing6th Asia-Pacific Symposium on Information and Telecommunication Technologies10.1109/APSITT.2005.203682(345-349)Online publication date: 2005
https://doi.org/10.1109/APSITT.2005.203682

Recommendations

Configurable Network Protocol Accelerator (COPA)
Today's field-programmable gate arrays (FPGAs) offer not only programmable acceleration capabilities but also include advanced features that are on-par with a mainstream processor platform. However, rather than being deployed as autonomous acceleration ...
Data and network communications protocol motherboard using reconfigurable hardware
NEHIPISIC'11: Proceeding of 10th WSEAS international conference on electronics, hardware, wireless and optical communications, and 10th WSEAS international conference on signal processing, robotics and automation, and 3rd WSEAS international conference on nanotechnology, and 2nd WSEAS international conference on Plasma-fusion-nuclear physics

The introduction of reconfigurable devices such as the field programmable gate arrays (FPGA) have provided electrical, electronics and computer engineers with a versatile and cost-effective method of designing circuits, developing devices and ...
Security Primitives for Reconfigurable Hardware-Based Systems

Computing systems designed using reconfigurable hardware are increasingly composed using a number of different Intellectual Property (IP) cores, which are often provided by third-party vendors that may have different levels of trust. Unlike traditional ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

SC '03: Proceedings of the 2003 ACM/IEEE conference on Supercomputing

November 2003

859 pages

ISBN:1581136951

DOI:10.1145/1048935

General Chair:
James R. McGraw

Copyright © 2003 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGARCH: ACM Special Interest Group on Computer Architecture
IEEE-CS: Computer Society

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 15 November 2003

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SC '03

Sponsor:

SIGARCH
IEEE-CS

SC '03: International Conference for High Performance Computing, Networking, Storage and Analysis

November 15 - 21, 2003

AZ, Phoenix, USA

Acceptance Rates

SC '03 Paper Acceptance Rate 60 of 207 submissions, 29%;

Overall Acceptance Rate 1,516 of 6,373 submissions, 24%

Upcoming Conference

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
301
Total Downloads

Downloads (Last 12 months)3
Downloads (Last 6 weeks)0

Reflects downloads up to 20 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Aung TNwe AKhin Mar Soe Naing TNi Lar Thein (2005)Utilizing Multiple Networks for Interprocess Communication in Cluster Computing6th Asia-Pacific Symposium on Information and Telecommunication Technologies10.1109/APSITT.2005.203682(345-349)Online publication date: 2005
https://doi.org/10.1109/APSITT.2005.203682

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents