More Web Proxy on the site http://driver.im/

Article

Power and performance tuning in the synthesis of real-time scheduling algorithms for embedded applications

Authors:

Leandro B. Becker,

Marco A. Wehrmeister,

Carlos E. PereiraAuthors Info & Claims

SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system design

Pages 169 - 174

https://doi.org/10.1145/1016568.1016616

Published: 04 September 2004 Publication History

Abstract

This paper evaluates how distinct real-time task scheduling algorithms impact power consumption and timing performance of embedded systems. A design space exploration methodology is proposed in order to adjust the system's power consumption by tuning the CPU frequency according to the scheduling algorithm and to the temporal requirements of the embedded application. The goal is to find an optimized configuration, selecting the right combination of a scheduling policy with a CPU frequency, so as to consume less power without missing any deadline in the application. Experiments based on a synthetic workload that simulates realistic applications demonstrate that considerable power savings can be obtained. Moreover, the paper defines guidelines to be used by system designers in order to find a configuration that best matches the design constraints and requirements.

References

[1]

L.Gauthier, S.Yoo, A.Jerraya. Automatic Generation and Targeting of Application-Specific Operating Systems and Embedded Systems Software. In Proceedings of the DATE 2001 (Munich, March 2001). IEEE Computer Society Press.

Digital Library

[2]

F.Herrera, H.Posadas, P.Sánchez, E.Villar. Systematic Embedded Software Generation from SystemC. In Proceedings of the DATE 2003 (Munich, March 2003), IEEE Computer Society Press.

Digital Library

[3]

T.Givargis, F.Vahid, J.Henkel. System-Level Exploration for Pareto-optimal Configurations in Parameterized Systems-on-a-chip. In Proceedings of the International Conference on Computer-Aided Design (Santa Clara, Nov. 2001).

Digital Library

[4]

A.Nandi. R.Marculescu. System-Level Power/Performance Analysis for Embedded Systems Design. In Proceedings of the Design Automation Conference (Las Vegas, June 2001). ACM.

Digital Library

[5]

A.Acquaviva, L.Benini, B.Ricco. Energy Characterization of Embedded Real-Time Operating Systems. In Proceedings of the Workshop on Compilers and Operating Systems for Low-Power, 2001.

Digital Library

[6]

T.L.Cignetti, K.Komarov, C.S.Ellis. Energy Estimation Tools for the Palm. In Proceedings of the ACM MSWWiM, 2000.

Digital Library

[7]

R.Dick et al. Power Analysis of Embedded Operating Systems. In Proceedings of the DAC'00 (Los Angeles, June 2000), IEEE Computer Society Press.

Digital Library

[8]

T.K.Tan, A.Raghunathan, N.K.Jha. Embedded Operating System Energy Analysis and Macro-Modeling. In Proceedings of the IEEE International Conference on VLSI in Computers and Processors, 2002.

Digital Library

[9]

J.Kreuzinger et al. Performance Evaluations and Chip-Space Requirements of a Multithreaded Java Microcontroller. In Proceedings of the 2nd Annual Workshop on Hardware Support for Objects and Microarchitectures for Java, in conjunction with ICCD '00 (Austin, USA, September 2000) pp. 32--36.

[10]

Leomar S. Rosa Jr. et al. Scheduling Policy Costs on a Java Microcontroller. In Proceedings of the workshop on Java Technologies for Real-Time and Embedded Systems (JTRES), (Catania, Italy, 2003) pp. 520 -- 533,.

[11]

Liu, C.L.; Layand, J.W. Scheduling Algorithms for Multiprogramming in a Hard-Real-Time Environment. Journal of the Association for Computer Machinery, v. 20, n. 1. p. 46--61, 1973.

Digital Library

[12]

S.A.Ito, L.Carro, R.P.Jacobi. Making Java Work for Microcontroller Applications. IEEE Design & Test of Computers, vol. 18, n. 5, Sept/Oct. 2001, pp. 100--110

Digital Library

[13]

Leung, J.Y.T.; Whitehead, J. On the Complexity of Fixed-Priority Scheduling of Periodic, Real-Time Tasks. Performance Evaluation, v. 2, n. 4, p. 237--250, Dec. 1992.

[14]

Weiderman, N.; Kamenoff, N. Hartstone Uniprocessor Benchmark: Definitions and Experiments for Real-Time Systems. Journal of Real-Time Systems, v. 4. p. 353--382, 1992.

Digital Library

[15]

A.C.Beck Filho, J.Mattos, F.R.Wagner, L.Carro. CACO-PS: A General-Purpose Cycle-Accurate Configurable Power Simulator. In Proceedings of the 16th Symposium on Integrated Circuits and Systems Design, (Sao Paulo, Brazil, September 2003). IEEE Computer Society Press.

Digital Library

[16]

Buttazzo, G.C. Rate Monotonic vs EDF: Judment Day. Embedded Software. Springer. pp. 68--83, 2003.

[17]

Transmeta Corporation, Tm5400 processor specifications, http://www.transmeta.com.

Cited By

Silva EWehrmeister MBuss Becker LRech Wagner FPereira C(2005)Design Exploration in Hw/Sw Co-design of Real-Time Object-oriented Embedded SystemsProceedings of the 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems10.1109/WORDS.2005.25(378-388)Online publication date: 2-Feb-2005
https://dl.acm.org/doi/10.1109/WORDS.2005.25

Index Terms

Power and performance tuning in the synthesis of real-time scheduling algorithms for embedded applications
1. Computer systems organization
  1. Embedded and cyber-physical systems
  2. Real-time systems

Recommendations

Joint dynamic voltage scaling and adaptive body biasing for heterogeneous distributed real-time embedded systems

While dynamic power consumption has traditionally been the primary source of power consumption, leakage power is becoming an increasingly important concern as technology feature size continues to shrink. Previous system-level approaches focus on ...
Investigating the Effects of Schedulability Conditions on the Power Efficiency of Task Scheduling in an Embedded System
ISORC '10: Proceedings of the 2010 13th IEEE International Symposium on Object/Component/Service-Oriented Real-Time Distributed Computing

Power consumption, performance and reliability are the most important parameters in modern safety-critical distributed real-time embedded systems. This paper evaluates and compares different schedulability conditions in fault-tolerant Rate-Monotonic (RM)...
Modelling performance and power consumption of utilisation-based DVFS using M/M/1 queues
e-Energy '16: Proceedings of the Seventh International Conference on Future Energy Systems

Dynamic Voltage and Frequency Scaling (DVFS) has become a key technique to reduce power consumption at times of low processor (CPU) utilisation. Reducing CPU frequency usually results in degraded services' performance leading to Service Level Agreement (...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

SBCCI '04: Proceedings of the 17th symposium on Integrated circuits and system design

September 2004

296 pages

ISBN:1581139470

DOI:10.1145/1016568

General Chair:
Edna Natividade da Silva Barros
Federal University of Pernambuco, Brazil
,
Program Chairs:
Flàvio Rech Wagner
Federal University of Rio Grande do Sul, Brazil
,
Luigi Carro
Federal University of Rio Grande do Sul, Brazil
,
Franz Josef Rammig
University of Paderborn, Germany

Copyright © 2004 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 04 September 2004

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Article

Conference

SBCCI04

Sponsor:

SBCCI04: 17th Symposium on Integrated Circuits and System Design

September 7 - 11, 2004

Pernambuco, Brazil

Acceptance Rates

Overall Acceptance Rate 133 of 347 submissions, 38%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

1
Total Citations
View Citations
575
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 17 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Silva EWehrmeister MBuss Becker LRech Wagner FPereira C(2005)Design Exploration in Hw/Sw Co-design of Real-Time Object-oriented Embedded SystemsProceedings of the 10th IEEE International Workshop on Object-Oriented Real-Time Dependable Systems10.1109/WORDS.2005.25(378-388)Online publication date: 2-Feb-2005
https://dl.acm.org/doi/10.1109/WORDS.2005.25

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents