Bothnia: a dual-personality extension to the Intel integrated graphics driver
Authors: 
Gautham N. Chinya, Jamison D. Collins, Perry H. Wang, Hong Jiang, Guei-Yuan Lueh, Thomas A. Piazza, Hong WangAuthors Info & Claims
Pages 11 - 20
Abstract
In this paper, we introduce Bothnia, an extension to the Intel production graphics driver to support a shared virtual memory heterogeneous multithreading programming model. With Bothnia, the Intel graphics device driver can support both the traditional 3D graphics rendering software stack and a new class of heterogeneous multithreaded applications, which can use both IA (Intel Architecture) CPU cores and Intel integrated Graphics and Media Accelerator (GMA) cores in the same virtual address space. We describe the necessary architectural supports in both IA CPU and the GMA cores and present a reference Bothnia implementation. For a set of GPU accelerated media applications on a PC platform with Intel Core 2 Duo CPU and the Intel integrated GMA X3000 running under the Windows XP operating system, Bothnia achieves an average speedup of 3.6x compared to using the GPU as a device, primarily due to Bothnia's support for creation of shared virtual address space between heterogeneous threads of the same application spread on both IA CPU and GMA cores.
References
[1]
E. Grochowski., M. Annavaram: "Energy per Instruction Trends in Intel Microprocessors". Technology@Intel Magazine, March 2006.
[2]
GPGPU: "General Purpose Computation using Graphics Hardware". http://www.gpgpu.org.
[3]
Nvidia. "Compute Unified Device Architecture (CUDA)". http://developer.nvidia.com/object/cuda.html
[4]
J. Owens., D. Luebke., N Govindaraju, M. Harris, J. Kruger., A. Lefohn., T. Purcell.: "A Survey of General- Purpose Computation on Graphics Hardware". Eurographics, August 2005.
[5]
M. McCool., K. Wadleigh., B. Henderson., H. Lin.: "Performance Evaluation of GPUs using the RapidMind Development Platform". Proceedings of the 20th International Conference on Supercomputing, 2006.
[6]
PeakStream Inc. "The PeakStream Platform: High Productivity Software Development for Multi-core Processors". 2006.
[7]
P. Wang., J. Collins., G. Chinya., H. Jiang., X. Tian., M. Girkar., N. Yang., G. Lueh., H. Wang.: "EXOCHI: Architecture and Programming Environment for a Heterogeneous Multi-core Multithreaded System". In Proceedings of 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation.
[8]
M. Pharr., A. Lefohn., C. Kolb., P. Lalonde., T. Foley., G. Berry. "Programmable Graphics: the Future of Interactive Rendering". In ACM SIGGRAPH 2008 Classes, Pages 1--6.
[9]
A. Eichenberger., K. O'Brien., K. O'Brien., P. Wu., T. Chen., P. Oden., D. Prener., J. Shepherd., B. So., Z. Sura., A. Wang., T. Zhang., P. Zhao., M. Gschwind.: "Optimizing Compiler for the CELL Processor". In Proceedings of 14th International Conference on Parallel Architecture and Compilation Techniques. 2005.
[10]
Intel G35 Express Chipset. http://download.intel.com/products/chipsets/G35/317363.pdf
[11]
Intel G35 Chipset Graphics Controller Programmer Reference Manul. http://www.intellinuxgraphics.com/documentation.html
[12]
D. Tarditi., S. Puri., and J. Oglesby.: "Accelerator: Using Data Parallelism to Program GPUs for General-Purpose Uses". In Proceedings of 12th International Conference on Architecture Support for Programming Languages and Operation Systems. 2004.
[13]
T. Morad., U. Weiser., and A. Kolodny.: "ACCMP -- Asymmetric Cluster Chip-Multiprocessing". In EE Technion Technical Report 448, 2004.
[14]
J. A. Kahle., M. N. Day., H. P. Hofstee., C. R. Johns., T. R. Maeurer., and D. Shippy. "Introduction to the Cell Multiprocessor". In IBM Journal of Research and Development. July/September 2005.
[15]
I. Buck., T. Foley., D. R. Horn., J. Sugerman., K. Fatahalian., M. Houston., P. Hanrahan.: "Brook for GPUs: Stream Computing on Graphics Hardware". In ACM Transactions on Graphics. 2004.
[16]
T. H. Myer., I.E. Sutherland.: "On the Design of Display Processors". In Communications of ACM, Vol. 11, No. 6, June 1968.
[17]
Microsoft. "A Roadmap for DirectX". http://msdn2.microsoft.com/enus/library/bb756949.aspx
[18]
OpenCL: Khronos Group, http://www.khronos.org/opencl
[19]
H. Wong., A. Bracy., E. Schuchman., T. Aamodt., J. D. Collins., P. Wang., G. Chinya., A. K. Groen., H. Jiang., H. Wang.: "Panagea: A Tightly Coupled Heterogeneous Chip Multiprocessor". In Proceedings of 17 International Conference on Parallel Architecture and Compilation Techniques, 2008.
[20]
L. Seiler., D. Carmean., E. Sprangle., T. Forsyth., P. Dubey., S. Junkins., A. Lake., J. Sugerman., R. Cavin, R. Espasa., E. Grochowski., T. Juan., P. Hanrahan.: "Larabee a Many Core IA Architecture for Visual Computing". In ACM Transactions on Graphics, SIGGRAPH 2008.
[21]
A. Ghuloum., E. Sprangle., J. Fang., G. Wu., X. Zhou. : "Ct: A Flexible Parallel Programming Model for Terascale Architectures". In Intel Technology Journal, Oct 25, 2007.
[22]
AMD Stream Computing White Paper and SDK. http://ati.amd.com/technology/streamcomputing/firestream-sdk-whitepaper.pdf
[23]
B. Saha., X. Zhou, H. Chen., Y. Gao, S.Yan, M. Rajagopalan., J. Fang., P.Zhang, R.Ronen., A. Mendelson.: "Programming Model for a Heterogeneous x86 Platform". In Proceedings of 2009 ACM SIGPLAN Conference on Programming Language Design and Implementation.
[24]
P. Wang., J. Collins., G. Chinya., H. Jiang., X. Tian., M. Girkar., L. Pearce., G. Lueh, S. Yakoushin., H. Wang. : "Accelerator Exoskeleton". In Intel Technology Journal, Tera-Scale computing, Volume 11, Issue 3, August 2007.
[25]
H. Jiang., T.A. Piazza., "Intel Next Generation Microarchitecture Code Named SandyBridge", In Intel Developer Forum, 2010.
Index Terms
- Bothnia: a dual-personality extension to the Intel integrated graphics driver
Recommendations
On the Efficacy of a Fused CPU+GPU Processor (or APU) for Parallel Computing
SAAHPC '11: Proceedings of the 2011 Symposium on Application Accelerators in High-Performance ComputingThe graphics processing unit (GPU) has made significant strides as an accelerator in parallel computing. However, because the GPU has resided out on PCIe as a discrete device, the performance of GPU applications can be bottlenecked by data transfers ...
Optimized HPL for AMD GPU and multi-core CPU usage
The installation of the LOEWE-CSC ( http://csc.uni-frankfurt.de/csc/__ __51 ) supercomputer at the Goethe University in Frankfurt lead to the development of a Linpack which can fully utilize the installed AMD Cypress GPUs. At its core, a fast DGEMM for ...
A performance study of general-purpose applications on graphics processors using CUDA
Graphics processors (GPUs) provide a vast number of simple, data-parallel, deeply multithreaded cores and high memory bandwidths. GPU architectures are becoming increasingly programmable, offering the potential for dramatic speedups for a variety of ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © 2011 Authors.
Publisher
Association for Computing Machinery
New York, NY, United States
Publication History
Published: 18 February 2011
Published in SIGOPS Volume 45, Issue 1
Check for updates
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 514Total Downloads
- Downloads (Last 12 months)13
- Downloads (Last 6 weeks)0
Reflects downloads up to 03 Mar 2025
Other Metrics
Citations
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in