Article

Free access

Link-time optimization of address calculation on a 64-bit architecture

Authors:

Amitabh Srivastava,

David W. WallAuthors Info & Claims

PLDI '94: Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation

Pages 49 - 60

https://doi.org/10.1145/178243.178248

Published: 01 June 1994 Publication History

PDF eReader

Abstract

Compilers for new machines with 64-bit addresses must generate code that works when the memory used by the program is large. Procedures and global variables are accessed indirectly via global address tables, and calling conventions include code to establish the addressability of the appropriate tables. In the common case of a program that does not require a lot of memory, all of this can be simplified considerably, with a corresponding reduction in program size and execution time.

We have used our link-time code modification system OM to perform program transformations related to global address use on the Alpha AXP. Though simple, many of these arewhole-program optimizations that can be done only when we can see the entire program at once, so link-time is an ideal occasion to perform them.

This paper describes the optimizations performed and shows their effects on program size and performance. Relatively modest transformations, possible without moving code, improve the performance of SPEC benchmarks by an average of 1.5%. More ambitious transformations, requiring an understanding of program structure that is thorough but not difficult at link-time, can do even better, reducing program size by 10% or more, and improving performance by an average of 3.8%.

Even a program compiled monolithically with interprocedural optimization can benefit nearly as much from this technique, if it contains statically-linked pre-compiled library code. When the benchmark sources were compiled in this way, we were still able to improve their performance by 1.35% with the modest transformations and 3.4% with the ambitious transformations.

References

[1]

Digital Equipment Corporation. DEC OSF/1 Programmer's Guide, section 3.2.3: "Name Resolution." Digital Equipment Corporation, 1993.

Google Scholar

[2]

Robert B. Garner, et al. The Scalable Processor Architecture (SPARC). Digest of Papers: Compcon 88, pp. 278-283, March 1988.

Google Scholar

[3]

Gerry Kane. MtPS R2000 Risc Architecture. Prentice Hall, 1987.

Google Scholar

[4]

Richard L. Sites, ed. Alpha Architecture Reference Manual. Digital Press, 1992.

Digital Library

Google Scholar

[5]

Amitabh Srivastava and Alan Eustace. ATOM - A System for Building Customized Program Analysis Tools. Proceedings of the SIGPLAN '94 Conference on Programming Language Design and Implementation, to appear. Also available as WRL Research Report 94/2, March 1994.

Digital Library

Google Scholar

[6]

Amitabh Srivastava and David W. Wall. A practical system for intermodule code optimization at link-time. Journal of Programming Languages 1 (I), pp. 1-18, March 1993. Also available as WRL Research Report 92/6, December 1992.

Google Scholar

Cited By

View all

Ao QJin GSu WCai SChen S(2014)Optimizing Memory Access with Fast Address Computation on a MIPS ArchitectureProceedings of the 2014 9th IEEE International Conference on Networking, Architecture, and Storage10.1109/NAS.2014.31(143-147)Online publication date: 6-Aug-2014
https://dl.acm.org/doi/10.1109/NAS.2014.31
Kempf TKaruri KGao L(2008)Software InstrumentationWiley Encyclopedia of Computer Science and Engineering10.1002/9780470050118.ecse386(1-11)Online publication date: 15-Sep-2008
https://doi.org/10.1002/9780470050118.ecse386
Chanet DDe Sutter BDe Bus BVan Put LDe Bosschere K(2007)Automated reduction of the memory footprint of the Linux kernelACM Transactions on Embedded Computing Systems10.1145/1274858.12748616:4(23-es)Online publication date: 1-Sep-2007
https://dl.acm.org/doi/10.1145/1274858.1274861
Show More Cited By

Index Terms

Link-time optimization of address calculation on a 64-bit architecture
1. Software and its engineering
  1. Software notations and tools
    1. Compilers
      1. Source code generation

Recommendations

Link-time optimization of address calculation on a 64-bit architecture

Compilers for new machines with 64-bit addresses must generate code that works when the memory used by the program is large. Procedures and global variables are accessed indirectly via global address tables, and calling conventions include code to ...
Performance characterization of the 64-bit x86 architecture from compiler optimizations' perspective
CC'06: Proceedings of the 15th international conference on Compiler Construction

Intel Extended Memory 64 Technology (EM64T) and AMD 64-bit architecture (AMD64) are emerging 64-bit x86 architectures that are fully x86 compatible. Compared with the 32-bit x86 architecture, the 64-bit x86 architectures cater some new features to ...
The IA-64 Architecture at Work

Over the past several years, strategies to increase microprocessor performance have focused on finding more instruction-level parallelism. ILP is basically the idea of finding several instructions to execute at the same time. By providing multiple ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

PLDI '94: Proceedings of the ACM SIGPLAN 1994 conference on Programming language design and implementation

August 1994

360 pages

ISBN:089791662X

DOI:10.1145/178243

Chairmen:
Vivek Sarkar
IBM Santa Teresa Lab.
,
Barbara Ryder
Rutgers Univ., New Brunswick, NJ
,
Mary Lou Soffa
Univ. of Pittsburgh, Pittsburgh, PA

ACM SIGPLAN Notices Volume 29, Issue 6
June 1994
360 pages
ISSN:0362-1340
EISSN:1558-1160
DOI:10.1145/773473
Guest Editor:
Brent T. Hailpern
Issue’s Table of Contents

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 June 1994

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Qualifiers

Article

Conference

PLDI94

Sponsor:

SIGPLAN

PLDI94: ACM SIGPLAN Conference on Programming Language Design and Implementation

June 20 - 24, 1994

Florida, Orlando, USA

Acceptance Rates

Overall Acceptance Rate 406 of 2,067 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

52
Total Citations
View Citations
701
Total Downloads

Downloads (Last 12 months)154
Downloads (Last 6 weeks)18

Reflects downloads up to 12 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Ao QJin GSu WCai SChen S(2014)Optimizing Memory Access with Fast Address Computation on a MIPS ArchitectureProceedings of the 2014 9th IEEE International Conference on Networking, Architecture, and Storage10.1109/NAS.2014.31(143-147)Online publication date: 6-Aug-2014
https://dl.acm.org/doi/10.1109/NAS.2014.31
Kempf TKaruri KGao L(2008)Software InstrumentationWiley Encyclopedia of Computer Science and Engineering10.1002/9780470050118.ecse386(1-11)Online publication date: 15-Sep-2008
https://doi.org/10.1002/9780470050118.ecse386
Chanet DDe Sutter BDe Bus BVan Put LDe Bosschere K(2007)Automated reduction of the memory footprint of the Linux kernelACM Transactions on Embedded Computing Systems10.1145/1274858.12748616:4(23-es)Online publication date: 1-Sep-2007
https://dl.acm.org/doi/10.1145/1274858.1274861
Haran MKarr ALast MOrso AA. Porter ASanil AFouche S(2007)Techniques for Classifying Executions of Deployed Software to Support Software Engineering TasksIEEE Transactions on Software Engineering10.1109/TSE.2007.100433:5(287-304)Online publication date: 1-May-2007
https://dl.acm.org/doi/10.1109/TSE.2007.1004
Huang TTsao SWu LChu ELiu K(2007)Embedded SoftwareEssential Issues in SOC Design10.1007/1-4020-5352-5_5(119-175)Online publication date: 2007
https://doi.org/10.1007/1-4020-5352-5_5
Van Put LDe Sutter BMadou MDe Bus BChanet DSmits KDe Bosschere K(2005)LANCETProceedings of the 6th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering10.1145/1108792.1108812(75-81)Online publication date: 5-Sep-2005
https://dl.acm.org/doi/10.1145/1108792.1108812
Van Put LDe Sutter BMadou MDe Bus BChanet DSmits KDe Bosschere K(2005)LANCETACM SIGSOFT Software Engineering Notes10.1145/1108768.110881231:1(75-81)Online publication date: 5-Sep-2005
https://dl.acm.org/doi/10.1145/1108768.1108812
De Bus BDe Sutter BVan Put LChanet DDe Bosschere K(2004)Link-time optimization of ARM binariesACM SIGPLAN Notices10.1145/998300.99719439:7(211-220)Online publication date: 11-Jun-2004
https://dl.acm.org/doi/10.1145/998300.997194
De Bus BDe Sutter BVan Put LChanet DDe Bosschere KWhalley DCytron R(2004)Link-time optimization of ARM binariesProceedings of the 2004 ACM SIGPLAN/SIGBED conference on Languages, compilers, and tools for embedded systems10.1145/997163.997194(211-220)Online publication date: 11-Jun-2004
https://dl.acm.org/doi/10.1145/997163.997194
De Bus BChanet DDe Sutter BVan Put LDe Bosschere KFlanagan CZeller A(2004)The design and implementation of FITProceedings of the 5th ACM SIGPLAN-SIGSOFT workshop on Program analysis for software tools and engineering10.1145/996821.996833(29-34)Online publication date: 7-Jun-2004
https://dl.acm.org/doi/10.1145/996821.996833
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Link-time optimization of address calculation on a 64-bit architecture

Performance characterization of the 64-bit x86 architecture from compiler optimizations' perspective

The IA-64 Architecture at Work