More Web Proxy on the site http://driver.im/

research-article

Accurately evaluating application performance in simulated hybrid multi-tasking systems

Authors:

Jacob Adriaens,

Katherine ComptonAuthors Info & Claims

FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

Pages 135 - 144

https://doi.org/10.1145/1723112.1723136

Published: 21 February 2010 Publication History

Abstract

Evaluating the performance of reconfigurable computing applications in multi-tasking systems using simulation (as can be needed in early design-space exploration) faces several challenges. The complexity of full-system, cycle-accurate simulation prevents executing applications of any appreciable size to completion. One must sample only a portion of execution; yet unless care is taken, the measured performance for the sampled interval will not be indicative of the complete execution. Although this is generally a problem for simulation-based evaluation, the problem is exacerbated for multi-tasking systems. This paper therefore presents work to develop a performance evaluation methodology that accurately measures hybrid (both hardware and software) application performance, accounts for additional overhead introduced by hybrid resource management (such as run-time allocation of reconfigurable hardware), and correctly compensates for momentary imbalances in processor time allocation that are only artifacts of the (necessarily) short simulated execution timespan and would balance out over time.

References

[1]

E. S. Chung, E. Nurvitadhi, J. C. Hoe, B. Falsafi and K. Mai, "A complexity-effective architecture for accelerating full-system multiprocessor simulations using FPGAs," in FPGA 2008, pp. 77--86.

Digital Library

[2]

T. Sherwood, E. Perelman and B. Calder, "Basic block distribution analysis to find periodic behavior and simulation points in applications," in PACT, 2001, pp. 3--14.

Digital Library

[3]

D. Burger and T. M. Austin, "The simplescalar tool set, version 2.0," University of Wisconsin, Madison, Madison, WI, Tech. Rep. CS-TR-97-1342, 1997, 1997.

[4]

K. Skadron, M. Martonosi, D. I. August, M. D. Hill, D. J. Lilja and V. S. Pai, "Challenges in computer architecture evaluation," Computer, pp. 30--36, 2003.

Digital Library

[5]

T. Lafage and A. Seznec, "Choosing representative slices of program execution for microarchitecture simulations: A preliminary application to the data stream," Workload Characterization of Emerging Computer Applications, pp. 145--163, 2000.

Digital Library

[6]

L. Eeckhout, R. Sundareswara, J. Yi, D. Lilja and P. Schrater, "Accurate statistical approaches for generating representative workload compositions," in Workload Characterization Symposium, 2005, pp. 56--66.

[7]

E. Perelman, G. Hamerly and B. Calder, "Picking statistically valid and early simulation points," in PACT, 2003, pp. 244--255.

Digital Library

[8]

L. Eeckhout, H. Vandierendonck and K. De Bosschere, "Workload design: Selecting representative program-input pairs," in PACT, 2002, pp. 83--94.

Digital Library

[9]

D. E. Culler and J. P. Singh, Parallel Computer Architecture.

Digital Library

[10]

J. Smith, "Characterizing computer performance with a single number," Commun. ACM, vol. 31, pp. 1202--1206, 1988.

Digital Library

[11]

D. Citron, A. Hurani and A. Gnadrey, "The harmonic or geometric mean: does it really matter?" ACM SIGARCH Computer Architecture News, vol. 34, pp. 18--25, 2006.

Digital Library

[12]

G. King, "How Not to Lie with Statistics: Avoiding Common Mistakes in Quantitative Political Science," Am. J. Polit. Sci., vol. 30, pp. 666--687, 1986.

[13]

B. Jacob and T. Mudge, "Notes on calculating computer performance," University of Michigan, Tech. Rep. CSE-TR-231-95, March, 1995.

[14]

P. S. Magnusson, M. Christensson, J. Eskilson, D. Forsgren, G. Hållberg, J. Högberg, F. Larsson, A. Moestedt and B. Werner, "Simics: A Full System Simulation Platform," COMPUTER, pp. 50--58, 2002.

Digital Library

[15]

M. M. K. Martin, D. J. Sorin, B. M. Beckmann, M. R. Marty, M. Xu, A. R. Alameldeen, K. E. Moore, M. D. Hill and D. A. Wood, "Multifacet's general execution-driven multiprocessor simulator (GEMS) toolset," ACM SIGARCH Computer Architecture News, vol. 33, pp. 92--99, 2005.

Digital Library

[16]

K. Rupnow, W. Fu and K. Compton, "Block, Drop or Roll(back): Alternative Preemption Methods for RH Multi-Tasking," FCCM, pp. 63--70, 2009.

Digital Library

[17]

ARM Inc. (2008, ARM cortex-A9 single core processor.

[18]

P. H. Wang, J. D. Collins, G. N. Chinya, H. Jiang, X. Tian, M. Girkar, N. Y. Yang, G. Y. Lueh and H. Wang, "EXOCHI: Architecture and programming environment for a heterogeneous multi-core multithreaded system," in Proceedings of the 2007 ACM SIGPLAN Conference on Programming Language Design and Implementation, 2007, pp. 156--166.

Digital Library

[19]

A. R. Alameldeen and D. A. Wood, "Addressing Workload Variability in Architectural Simulations," IEEE Micro, pp. 94--98, 2003.

Digital Library

[20]

T. Sherwood, E. Perelman, G. Hamerly and B. Calder, "Automatically characterizing large scale program behavior," in ASPLOS, 2002, pp. 45--57.

Digital Library

Cited By

Yan LWu BWen YZhang SChen T(2014)A reconfigurable processor architecture combining multi-core and reconfigurable processing unitsTelecommunications Systems10.1007/s11235-013-9791-155:3(333-344)Online publication date: 1-Mar-2014
https://dl.acm.org/doi/10.1007/s11235-013-9791-1
Marandola JLouise SCudennec LAcquaviva JBader D(2012)Enhancing Cache Coherent Architectures with access patterns for embedded manycore systems2012 International Symposium on System on Chip (SoC)10.1109/ISSoC.2012.6376369(1-7)Online publication date: Oct-2012
https://doi.org/10.1109/ISSoC.2012.6376369
Garcia PCompton K(2011)A scalable memory interface for multicore reconfigurable computing systems2011 International Conference on Field-Programmable Technology10.1109/FPT.2011.6132685(1-8)Online publication date: Dec-2011
https://doi.org/10.1109/FPT.2011.6132685

Index Terms

Accurately evaluating application performance in simulated hybrid multi-tasking systems

Recommendations

A task graph execution manager for reconfigurable multi-tasking systems

Reconfigurable hardware can be used to build multi-tasking systems that dynamically adapt themselves to the requirements of the running applications. This is especially useful in embedded systems, since the available resources are very limited and the ...
A Hardware Task-Graph Scheduler for Reconfigurable Multi-tasking Systems
RECONFIG '08: Proceedings of the 2008 International Conference on Reconfigurable Computing and FPGAs

Reconfigurable hardware can be used to build a multi-tasking system where tasks are assigned to HW resources at run-time according to the requirements of the running applications. These tasks are frequently represented as direct acyclic graphs and their ...
Efficient asynchronous interrupt handling in a full-system instruction set simulator
LCTES 2016: Proceedings of the 17th ACM SIGPLAN/SIGBED Conference on Languages, Compilers, Tools, and Theory for Embedded Systems

Instruction set simulators (ISS) have many uses in embedded software and hardware development and are typically based on dynamic binary translation (DBT), where frequently executed regions of guest instructions are compiled into host instructions using ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

FPGA '10: Proceedings of the 18th annual ACM/SIGDA international symposium on Field programmable gate arrays

February 2010

308 pages

ISBN:9781605589114

DOI:10.1145/1723112

General Chair:
Peter Cheung
Imperial College London, UK
,
Program Chair:
John Wawrzynek
UC Berkeley, USA

Copyright © 2010 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

SIGDA: ACM Special Interest Group on Design Automation

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 21 February 2010

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Research-article

Conference

FPGA '10

Sponsor:

SIGDA

FPGA '10: ACM/SIGDA International Symposium on Field Programmable Gate Arrays

February 21 - 23, 2010

California, Monterey, USA

Acceptance Rates

Overall Acceptance Rate 125 of 627 submissions, 20%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

3
Total Citations
View Citations
272
Total Downloads

Downloads (Last 12 months)5
Downloads (Last 6 weeks)1

Reflects downloads up to 01 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Yan LWu BWen YZhang SChen T(2014)A reconfigurable processor architecture combining multi-core and reconfigurable processing unitsTelecommunications Systems10.1007/s11235-013-9791-155:3(333-344)Online publication date: 1-Mar-2014
https://dl.acm.org/doi/10.1007/s11235-013-9791-1
Marandola JLouise SCudennec LAcquaviva JBader D(2012)Enhancing Cache Coherent Architectures with access patterns for embedded manycore systems2012 International Symposium on System on Chip (SoC)10.1109/ISSoC.2012.6376369(1-7)Online publication date: Oct-2012
https://doi.org/10.1109/ISSoC.2012.6376369
Garcia PCompton K(2011)A scalable memory interface for multicore reconfigurable computing systems2011 International Conference on Field-Programmable Technology10.1109/FPT.2011.6132685(1-8)Online publication date: Dec-2011
https://doi.org/10.1109/FPT.2011.6132685

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents