More Web Proxy on the site http://driver.im/

poster

Towards embedded runtime system level optimization for MPSoCs: on-chip task allocation

Authors:

Theocharis Theocharides,

Maria K. Michael,

Marios Polycarpou,

Ajit DingankarAuthors Info & Claims

GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSI

Pages 121 - 124

https://doi.org/10.1145/1531542.1531573

Published: 10 May 2009 Publication History

Abstract

Next generation multiprocessor systems-on-chip (MPSoCs) are expected to contain numerous processing elements, interconnected via on-chip networks, executing real-time applications. It is anticipated that runtime optimization algorithms which dynamically adjust system parameters with the purpose of optimizing the system's operation, will be embedded in the system software and/or hardware. In this paper, we present a methodology for simulating and evaluating system-level optimization algorithms, demonstrated by the case of on-chip dynamic task allocation applied to generic MPSoC architectures. Through this methodology, we are able to show that dynamic, system-level bidding-based task allocation can improve system performance, when compared to a round robin allocation, in popular MPSoC applications.

References

[1]

S. Borkar, Thousand Core Chips- A Technology Perspective, in Proc. of DAC, 2007, pp.746--749.

Digital Library

[2]

W.L.Hung, et. al. "Thermal-Aware Task Allocation and Scheduling for Embedded Systems in Proc. of DATE, 2005, pp. 898--899.

Digital Library

[3]

Wei-Lun. Hung, et. al. "Thermal-Aware Floorplanning Using Genetic Algorithms, in Proc. of ISQED, 2005, pp. 634--639.

Digital Library

[4]

S. Murali, A. Mutapcic, et. al., "Temperature-Aware Processor Frequency Assignment for MPSoCs Using Convex Optimization in Proc. of CODES+ISSS'07, Salzburg, Austria, pp. 111--116.

Digital Library

[5]

S. Murali and G. De Micheli, Bandwidth-constrained mapping of cores onto NoC architectures, in Proc. of DATE,2004, pp. 896--901.

Digital Library

[6]

V. Suhendra, C. Raghavan and T. Mitra, Integrated scratchpad memory optimization and task scheduling for MPSoC architectures, in Proc. of CASES 2006, pp. 401--410.

Digital Library

[7]

A. K. Coskun, T. Simunic and K. Whisnant, "Temperature Aware Task Scheduling in MPSoCs, in Proc. of DATE, 2007, pp. 49--54.

Digital Library

[8]

P. K. F. Hölzenspies, J. L. Hurink, et. al, "Run-time spatial mapping of streaming applications to a heterogeneous multi-processor system-on-chip, in Proc. of DATE, 2008, pp. 212--217.

Digital Library

[9]

E. W. Briao, D. Barcelos and F. R. Wagner, "Dynamic Task Allocation Strategies in MPSoC for Soft Real-time Applications, in Proc. of DATE, 2008, pp. 1386--1389.

Digital Library

[10]

C-L. Chou and R. Marculescu. "User-Aware Dynamic Task Allocation in Networks-on-Chip", in DATE, 2008, pp. 1232--1237.

Digital Library

[11]

S. Kumar, C. J. Hughes and A. Nguyen, "Carbon: Architectural Support for Fine-Grained Parallelism on Chip Multiprocessors, in Proc. of ISCA, 2007, pp. 162--173.

Digital Library

[12]

E. Ipek et. al., "Core Fusion: Accommodating Software Diversity in Chip Multiprocessors, in Proc. of ISCA, 2007, pp. 186--197.

Digital Library

[13]

A.Das and D.Grosu, A Combinatorial Auction-Based Protocols for Resource Allocation in Grids, in Proc. of IPDPS, 2005.

Digital Library

[14]

D.P. Bertsekas, Auction algorithms for network flow problems: A tutorial introduction, in Journal of Computational Optimization and Applications, Springer, Vol. 1, No. 1, October 1992, pp. 7--66.

[15]

T. Theocharides, M. K. Michael, M. Polycarpou and A. Dingankar, "A Novel System-Level On-Chip Resource Allocation Method for Manycore Architectures, in Proc. of ISVLSI, 2008, pp.99--104.

Digital Library

[16]

Intel Integrated Performance Primitives, http://www.intel.com, September 2008.

[17]

Open Cores, http://www.opencores.org, September 2008.

Cited By

Xiao YNazarian SBogdan P(2019)Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning ApproachIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2019.2897650(1-12)Online publication date: 2019
https://doi.org/10.1109/TVLSI.2019.2897650
Singh ADziurzanski PMendis HIndrusiak L(2017)A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core SystemsACM Computing Surveys10.1145/305726750:2(1-40)Online publication date: 11-Apr-2017
https://dl.acm.org/doi/10.1145/3057267
Singh AShafique MKumar AHenkel J(2013)Mapping on multi/many-core systemsProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488734(1-10)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488734
Show More Cited By

Index Terms

Towards embedded runtime system level optimization for MPSoCs: on-chip task allocation
1. Hardware
  1. Very large scale integration design
    1. Application-specific VLSI designs
      1. Application specific processors

Recommendations

The Adaptive Bubble Router

The design of a new adaptive virtual cut-through router for torus networks is presented in this paper. With much lower VLSI costs than adaptive wormhole routers, the adaptive Bubble router is even faster than deterministic wormhole routers based on ...
Exploration of distributed shared memory architectures for NoC-based multiprocessors

Multiprocessor system-on-chip (MP-SoC) platforms represent an emerging trend for embedded multimedia applications. To enable MP-SoC platforms, scalable communication-centric interconnect fabrics, such as networks-on-chip (NoCs), have been recently ...
Adaptive Virtual Cut-Through as a Viable Routing Method

Adaptivevirtual cut-throughis considered as a viable alternative towormhole switchingfor fast and hardware-efficient interprocessor communication in multicomputers. Computer simulations are used to show that our implementation of a minimal-path fully-...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

GLSVLSI '09: Proceedings of the 19th ACM Great Lakes symposium on VLSI

May 2009

558 pages

ISBN:9781605585222

DOI:10.1145/1531542

Co-chair:
Fabrizio Lombardi,
General Chairs:
Sanjukta Bhanja
University of South Florida, USA
,
Yehia Massoud
Rice University, USA
,
Program Chair:
R. Iris Bahar
Brown University, USA

Copyright © 2009 ACM.

Permission to make digital or hard copies of all or part of this work for personal or classroom use is granted without fee provided that copies are not made or distributed for profit or commercial advantage and that copies bear this notice and the full citation on the first page. Copyrights for components of this work owned by others than ACM must be honored. Abstracting with credit is permitted. To copy otherwise, or republish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. Request permissions from [email protected]

Sponsors

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 10 May 2009

Permissions

Request permissions for this article.

Request Permissions

Check for updates

Author Tags

Qualifiers

Poster

Conference

GLSVLSI '09

Sponsor:

GLSVLSI '09: Great Lakes Symposium on VLSI 2009

May 10 - 12, 2009

MA, Boston Area, USA

Acceptance Rates

Overall Acceptance Rate 312 of 1,156 submissions, 27%

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

8
Total Citations
View Citations
282
Total Downloads

Downloads (Last 12 months)2
Downloads (Last 6 weeks)0

Reflects downloads up to 01 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Xiao YNazarian SBogdan P(2019)Self-Optimizing and Self-Programming Computing Systems: A Combined Compiler, Complex Networks, and Machine Learning ApproachIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2019.2897650(1-12)Online publication date: 2019
https://doi.org/10.1109/TVLSI.2019.2897650
Singh ADziurzanski PMendis HIndrusiak L(2017)A Survey and Comparative Study of Hard and Soft Real-Time Dynamic Resource Allocation Strategies for Multi-/Many-Core SystemsACM Computing Surveys10.1145/305726750:2(1-40)Online publication date: 11-Apr-2017
https://dl.acm.org/doi/10.1145/3057267
Singh AShafique MKumar AHenkel J(2013)Mapping on multi/many-core systemsProceedings of the 50th Annual Design Automation Conference10.1145/2463209.2488734(1-10)Online publication date: 29-May-2013
https://dl.acm.org/doi/10.1145/2463209.2488734
Ganeshpure KKundu S(2013)Game theoretic approach for run-time task scheduling on an multi-processor system on chipIET Circuits, Devices & Systems10.1049/iet-cds.2013.00917:5(243-252)Online publication date: 1-Sep-2013
https://doi.org/10.1049/iet-cds.2013.0091
Ciobanu CKuzmanov GGaydadjiev G(2012)On implementability of Polymorphic Register Files7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2012.6322873(1-6)Online publication date: Jul-2012
https://doi.org/10.1109/ReCoSoC.2012.6322873
Goehringer DChemaou MHuebner M(2012)Invited paper: On-chip monitoring for adaptive heterogeneous multicore systems7th International Workshop on Reconfigurable and Communication-Centric Systems-on-Chip (ReCoSoC)10.1109/ReCoSoC.2012.6322872(1-7)Online publication date: Jul-2012
https://doi.org/10.1109/ReCoSoC.2012.6322872
Theocharides TMichael MPolycarpou MDingankar A(2010)Hardware-enabled dynamic resource allocation for manycore systems using bidding-based system feedbackEURASIP Journal on Embedded Systems10.1155/2010/2614342010(1-21)Online publication date: 1-Jan-2010
https://dl.acm.org/doi/10.1155/2010/261434
Singh ASrikanthan TKumar AJigang W(2010)Communication-aware heuristics for run-time task mapping on NoC-based MPSoC platformsJournal of Systems Architecture: the EUROMICRO Journal10.1016/j.sysarc.2010.04.00756:7(242-255)Online publication date: 1-Jul-2010
https://dl.acm.org/doi/10.1016/j.sysarc.2010.04.007

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents