More Web Proxy on the site http://driver.im/

article

Free access

T: a multithreaded massively parallel architecture

Authors:

G. M. Papadopoulos,

ArvindAuthors Info & Claims

ACM SIGARCH Computer Architecture News, Volume 20, Issue 2

Pages 156 - 167

https://doi.org/10.1145/146628.139715

Published: 01 April 1992 Publication History

Abstract

What should the architecture of each node in a general purpose, massively parallel architecture (MPA) be? We frame the question in concrete terms by describing two fundamental problems that must be solved well in any general purpose MPA. From this, we systematically develop the required logical organization of an MPA node, and present some details of ^*T (pronounced Start, a concrete architecture designed to these requirements. ^*T is a direct descendant of dynamic dataflow architectures, and unifies them with von Neumann architectures. We discuss a hand-compiled example and some compilation issues.

References

[1]

A. AgarwM, B.-H. Lim, D. Kranz, and J. Kubiatowicz. APRIL: A Processor Architecture for Multiprocessing. In Proc. 17th Ann. Intl. Syrup. on Computer Archtfecture, Seattle, WA, pages 104-114, May 1990.

Digital Library

[2]

G. S. Almasi and A. Gottlieb. H~ghly Parallel Computing. Benjamin/Cummings, Redwood City, CA, 1989.

Digital Library

[3]

R. Alverson, D. CMlahan, D. Cummings, B. Koblenz, A. Porterfield, and B. Smith. The Tern Computer System. In Proc. intl. Conf. on Supercomputing, Amsterdam, Ju~e 1990.

Digital Library

[4]

Arvind and D. E. Culler. Dataflow Architectures. In Annual Reviews m Computer Science, volume 1, pages 225-253. Annual Reviews Inc., Palo Alto, CA, USA, 1986.

[5]

Arvind, D. }3. Culler, R. A. Iannucci, V. Kathail, K. Pingali, and R. E. Thomas. The Tagged Token Dataflow Architecture. Technical report, MIT Lab. for Computer Science, Aug. 1983. Revised October, 1984.

[6]

Arvind and R. A. Iannucci. Two Fundamental Issues in Multiprocessing. In Proc. DFVLR - 1987 Conf. on Parallel Processing in Science and Engineering, Bonn-Bad Godesberg, W. Germany (Sprmger-Verlag LNCS Z95), June 1987.

Digital Library

[7]

Arvind and R. S. Nikhil. Executing a Program on the MIT Tagged-Token Dataflow Architecture. IEEE Trans. on Computers, 39(3):300-318, Mar. 1990.

Digital Library

[8]

E. Brooks. The Attack of the Killer Micros, 1989. Terafiop Computing Panel, Supercomputing '89, Reno, Nevada.

[9]

R. Buehrer and K. Ekanadham. Incorporating Dataflow Ideas into yon Neumann Processors for Parallel Execution. IEEE Trans. on Computers, C-36(12):1515-1522, Dec. 1987.

Digital Library

[10]

D. E. Culler and G. M. Papadopoulos. The Explicit Token Store. J. Parallel and Distmbuted Computing, Dec. 1990.

Digital Library

[11]

D. E. Culler, A. Sah, K. E. Schauser, T. yon Eicken, and J. Wawrzynek. Fine-grain ParMlelism with Minimal Hardware Support: A Compiler-Controlled Threaded Abstract Machine. In Proc. 4th Intl. Conf. on Arch. Support for Programmmg Languages and Systems (ASPLOS), Santa Clara, CA, pages 164-175, Apr. 1991.

Digital Library

[12]

W. Dally, L. Chao, A. Chien, S. Hassoun, W. Horwat, J. Ksplan, P. Song, B. Totty, and S. Wills. Architecture of a Message-Driven Processor. In Proc. l~th. Ann. Intl. Syrup. on Computer Architecture, P,ttsburgh, PA, pages 189-196, June 1987.

Digital Library

[13]

J. B. Dennis. The Evolution of "Static" Data-Flow Architecture. In Advanced Toptcs tn Data-flow Computing, J-L. Gaudlot and L. Bzc (ads.), pages 35-91. Prentice-Hall, 1991.

[14]

J.B. Dennis and G. R. Gag. An Efficient Pipelined Dataflow Processor Architecture. In Proc. Supercomputing, Orlando, FL, pages 368-373, Nov. 1988.

Digital Library

[15]

V. (}rare, G. Davidson, J. Hoch, and V. Holmes. The Epsilon Dataflow Processor. In Proc. 16th. Ann. Intl. Syrup. on Computer Architecture, Jerusalem, Israel, pages 36-45, May 1989.

Digital Library

[16]

J. R. Curd, C. Kirkham, and I. Watson. The Manchester Prototype Dataflow Computer. Comm. of the A CM, 28(1):34-52, Jan. 1985.

Digital Library

[17]

R. H. Halstead Jr. and T. Fujita. MASA: A Multithreaded Processor Architecture for Parallel Symbolic Computing. In Proc. 15th Ann. Intl. Syrup. on Computer Architecture, Honolulu, Hawaii, June 1988.

Digital Library

[18]

D. S. Henry and C. F. Joerg. The Network Interface Chip. Technical Report CSG Memo 331, MIT Laboratory for Computer Science, 545 Technology Square, Cambridge MA 02139, June 1991.

[19]

K. Hir~ki, K. Nishida, S. Sekiguchi, T. Shimada, and T. Yuba. The SIGMA-1 Dataflow Supercomputer: A Challenge for New Generation Supercomputing Systems. J. of Information Processing, 10(4):219-226, 1987.

[20]

R. A. Iannucci. Toward a Dataflow/von Neumann Hybrid Architecture. In Proc. 15th Ann. Intl. Syrup. on Computer Architecture, Honolulu, Hawaii, pages 131-140, June 1988.

Digital Library

[21]

D. Lenoski, J. Laudon, K. Gharachorloo, A. Gupta, and J. Hemlessy. The Directory-Based Cache Coherence Protocol for the DASH Multiprocessor. In Proc. 17th. Ann. Intl. Syrup. on Computer Archztetecture, Seattle, WA, pages 148-159, May 1990.

Digital Library

[22]

P. M. Maurer. Mapping the Data Flow Model of Computation onto an Enhanced yon Neumann Processor. In Proc. Intl. Conf. on Parallel Processing, pages 235-239, Aug. 1988.

[23]

R. S. Nikhil. The Parallel Programming Language Id and its Compilation for Parallel Machines. In Proc. Wkshp. on Massive Parallehsm, Amalfi, Italy, October 1989.

[24]

R. S. Nikhil and Arvind. Can datafiow subsume yon Neumann computing? In Proc. 16th. Ann. Intl. Syrup. on Computer Archttecture, Jerusalem, Israel, pages 262-272, May 1989.

Digital Library

[25]

G. M. Papadopoulos. Implementation of a General Purpose Dataflow Multiprocensor. MIT Press, 1991.

Digital Library

[26]

G. M. Papadopoulos and K. R. Traub. Multithreading: A Revisionist View of Dataflow Architectures. In Proc. 18th. Intl. Syrup. on Computer Architecture, Toronto, Mar. 1991.

Digital Library

[27]

G. Pfister, W. Brantley, D. George, S. Harvey, W. Kleinfelder, K. McAuliffe, E. Melton, V. Norton, and J. Weiss. The IBM Research Parallel Processor Prototype (RP3): Introductionand Architecture. In Proc. Intl. Conf. on Parallel Processing, pages 764-771, Aug. 1985.

[28]

S. Sakai, Y. Yamaguchi, K. Hiraki, and T. Yuba. Art Architecture of a Dataflow Single Chip Processor. In Proc. 16th Ann. Intl. Syrup. on Computer Architecture, Jerusalem, Israel, pages 46-53, May 1989.

Digital Library

[29]

K. E. Schauser, D. E. Culler, and T. yon Eicken. Compiler- Controlled Multithreading for Lenient ParMlel Languages. In Proc. 5th A CM Con}. on Functional Prograrr~m~ng Languages and Computer Architecture, Cambmdge, MA (Springer-Verlag LNCS 523), pages 50-72, Aug. 1991.

[30]

B.J. Smith. A Pipelined, Shared Resource MIMD Computer. In Proc. Intl. Conf. on Parallel Processing, pages 6-8, 1978.

Cited By

Castillo EAlvarez LMoreto MCasas MVallejo EBosque JBeivide RValero M(2018)Architectural Support for Task Dependence Management with Flexible Software Scheduling2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2018.00033(283-295)Online publication date: Feb-2018
https://doi.org/10.1109/HPCA.2018.00033
Yazdanpanah FAlvarez-Martinez CJimenez-Gonzalez DEtsion Y(2014)Hybrid Dataflow/von-Neumann ArchitecturesIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2013.12525:6(1489-1509)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1109/TPDS.2013.125
Tseng HTullsen D(2011)Data-triggered threads: Eliminating redundant computation2011 IEEE 17th International Symposium on High Performance Computer Architecture10.1109/HPCA.2011.5749727(181-192)Online publication date: Feb-2011
https://doi.org/10.1109/HPCA.2011.5749727
Show More Cited By

Index Terms

T: a multithreaded massively parallel architecture
1. Computer systems organization
  1. Architectures
    1. Other architectures
      1. Data flow architectures
    2. Parallel architectures
2. Software and its engineering
  1. Software notations and tools
    1. Compilers

Recommendations

Finite element analysis of strengthened RC beams in shear with aluminum plates

This paper presents the development of a 3D nonlinear finite element (FE) model to capture and predict the response of shear deficient simply supported reinforced concrete (RC) beams strengthened externally with aluminum alloy plates. Five FE models ...
Numerical simulation of the shear behaviour of reinforced concrete rectangular beam specimens with or without FRP-strip shear reinforcement

The successful validation of a numerical model is presented that can realistically approximate the shear behaviour of reinforced concrete (R/C) rectangular beams strengthened against shear with externally applied open hoop fibre reinforcing polymer (FRP)...
Prediction of deflection of reinforced concrete shear walls

Reinforced concrete shear walls are used in tall buildings for efficiently resisting lateral loads. Due to the low tensile strength of concrete, reinforced concrete shear walls tend to behave in a nonlinear manner with a significant reduction in ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM SIGARCH Computer Architecture News

ACM SIGARCH Computer Architecture News Volume 20, Issue 2

Special Issue: Proceedings of the 19th annual international symposium on Computer architecture (ISCA '92)

May 1992

429 pages

ISSN:0163-5964

DOI:10.1145/146628

Editor:
Allan Gotlieb
New York Univ., New York, NY

Issue’s Table of Contents

ISCA '92: Proceedings of the 19th annual international symposium on Computer architecture
May 1992
439 pages
ISBN:0897915097
DOI:10.1145/139669
Chairman:
Allan Gottlieb
New York Unvi., New York, NY

Copyright © 1992 Authors.

Publisher

Association for Computing Machinery

New York, NY, United States

Publication History

Published: 01 April 1992

Published in SIGARCH Volume 20, Issue 2

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

186
Total Citations
View Citations
930
Total Downloads

Downloads (Last 12 months)103
Downloads (Last 6 weeks)14

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Castillo EAlvarez LMoreto MCasas MVallejo EBosque JBeivide RValero M(2018)Architectural Support for Task Dependence Management with Flexible Software Scheduling2018 IEEE International Symposium on High Performance Computer Architecture (HPCA)10.1109/HPCA.2018.00033(283-295)Online publication date: Feb-2018
https://doi.org/10.1109/HPCA.2018.00033
Yazdanpanah FAlvarez-Martinez CJimenez-Gonzalez DEtsion Y(2014)Hybrid Dataflow/von-Neumann ArchitecturesIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2013.12525:6(1489-1509)Online publication date: 1-Jun-2014
https://dl.acm.org/doi/10.1109/TPDS.2013.125
Tseng HTullsen D(2011)Data-triggered threads: Eliminating redundant computation2011 IEEE 17th International Symposium on High Performance Computer Architecture10.1109/HPCA.2011.5749727(181-192)Online publication date: Feb-2011
https://doi.org/10.1109/HPCA.2011.5749727
Amamiya SAmamiya MHasegawa RFujita H(2009)A continuation-based noninterruptible multithreading processor architectureThe Journal of Supercomputing10.1007/s11227-008-0246-547:2(228-252)Online publication date: 1-Feb-2009
https://dl.acm.org/doi/10.1007/s11227-008-0246-5
Kusakabe SAono MIzumi MAmamiya SNomura YTaniguchi HAmamiya MBanerjee UMoreira JDubois MStenström P(2007)Scalability of continuation-based fine-grained multithreading in handling multiple I/O requests on FUCEProceedings of the 4th international conference on Computing frontiers10.1145/1242531.1242564(225-236)Online publication date: 7-May-2007
https://dl.acm.org/doi/10.1145/1242531.1242564
Amamiya SIzumi MMatsuzaki THasegawa RAmamiya MBanerjee UMoreira JDubois MStenström P(2007)FuceProceedings of the 4th international conference on Computing frontiers10.1145/1242531.1242563(213-224)Online publication date: 7-May-2007
https://dl.acm.org/doi/10.1145/1242531.1242563
Hurson AKavi K(2007)Dataflow Computers: Their History and FutureWiley Encyclopedia of Computer Science and Engineering10.1002/9780470050118.ecse102Online publication date: 14-Dec-2007
https://doi.org/10.1002/9780470050118.ecse102
Tomiyasu HKusakabe SKawano TAmamiya M(2005)Co-processor system design for fine-grain message handling in KUMP/DEuro-Par'97 Parallel Processing10.1007/BFb0002813(779-788)Online publication date: 26-Sep-2005
https://doi.org/10.1007/BFb0002813
Jégou Y(2005)Task migration and fine grain parallelism on distributed memory architecturesParallel Computing Technologies10.1007/3-540-63371-5_24(226-240)Online publication date: 9-Jun-2005
https://doi.org/10.1007/3-540-63371-5_24
Dueire Lins R(2005)Functional programming and parallel processingVector and Parallel Processing — VECPAR'9610.1007/3-540-62828-2_134(429-457)Online publication date: 5-Aug-2005
https://doi.org/10.1007/3-540-62828-2_134
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Issue’s Table of Contents