article

Locality, communication, and interconnect length in multicomputers

Author:

Paul M. B. VitányiAuthors Info & Claims

SIAM Journal on Computing, Volume 17, Issue 4

Pages 659 - 672

https://doi.org/10.1137/0217042

Published: 01 August 1988 Publication History

Abstract

No abstract available.

Cited By

View all

Honkanen RLeppänen V(2012)Routing in Coloured Sparse Optical Tori by Using Balanced WDM and Network SparsenessInternational Journal of Distributed Systems and Technologies10.4018/jdst.20121001053:4(52-62)Online publication date: 1-Oct-2012
https://dl.acm.org/doi/10.4018/jdst.2012100105
Beiu VMadappuram BKelly PMcDaid L(2011)On two-layer brain-inspired hierarchical topologies – a rent's rule approach –Transactions on High-Performance Embedded Architectures and Compilers IV10.5555/2172445.2172465(311-333)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.5555/2172445.2172465
Leppänen VHonkanen R(2010)Work-optimal routing in wavelength-division multiplexed three-dimensional dense optical toriProceedings of the 11th International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing on International Conference on Computer Systems and Technologies10.1145/1839379.1839388(46-51)Online publication date: 17-Jun-2010
https://dl.acm.org/doi/10.1145/1839379.1839388
Show More Cited By

Index Terms

Locality, communication, and interconnect length in multicomputers
1. Hardware
  1. Communication hardware, interfaces and storage
    1. Buses and high-speed links
  2. Integrated circuits
    1. Interconnect
      1. Metallic interconnect
      2. Photonic and optical interconnect

Recommendations

An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture

This paper presents an Enhanced Clustered Mesh (EnMesh) topology for a Network-on-Chip architecture in order to reduce the communication delay between remote regions by considering the physical positions of remote nodes. EnMesh topology includes short ...
Enhanced Overloaded CDMA Interconnect (OCI) Bus Architecture for On-Chip Communication
HOTI '15: Proceedings of the 2015 IEEE 23rd Annual Symposium on High-Performance Interconnects

On-chip interconnect is a major building block and a main performance bottleneck in modern complex System-on-Chips (SoCs). The bus topology and its derivatives are the most deployed communication architectures in contemporary SoCs. Space switching ...
Architectural integration of rf-interconnect to enhance on-chip communication for many-core chip multiprocessors

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

SIAM Journal on Computing Volume 17, Issue 4

August 1988

219 pages

ISSN:0097-5397

Editor:
S. Rao Kosaraju

Issue’s Table of Contents

Publisher

Society for Industrial and Applied Mathematics

United States

Publication History

Published: 01 August 1988

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

21
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 31 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Honkanen RLeppänen V(2012)Routing in Coloured Sparse Optical Tori by Using Balanced WDM and Network SparsenessInternational Journal of Distributed Systems and Technologies10.4018/jdst.20121001053:4(52-62)Online publication date: 1-Oct-2012
https://dl.acm.org/doi/10.4018/jdst.2012100105
Beiu VMadappuram BKelly PMcDaid L(2011)On two-layer brain-inspired hierarchical topologies – a rent's rule approach –Transactions on High-Performance Embedded Architectures and Compilers IV10.5555/2172445.2172465(311-333)Online publication date: 1-Jan-2011
https://dl.acm.org/doi/10.5555/2172445.2172465
Leppänen VHonkanen R(2010)Work-optimal routing in wavelength-division multiplexed three-dimensional dense optical toriProceedings of the 11th International Conference on Computer Systems and Technologies and Workshop for PhD Students in Computing on International Conference on Computer Systems and Technologies10.1145/1839379.1839388(46-51)Online publication date: 17-Jun-2010
https://dl.acm.org/doi/10.1145/1839379.1839388
Honkanen RLiimatainen J(2007)Systolic routing in an optical ring with logarithmic shortcutsProceedings of the Third international conference on High Performance Computing and Communications10.5555/2401945.2402005(533-544)Online publication date: 26-Sep-2007
https://dl.acm.org/doi/10.5555/2401945.2402005
Honkanen RLeppänen VPenttonen M(2007)Address-free all-to-all routing in sparse torusProceedings of the 9th international conference on Parallel Computing Technologies10.5555/2392094.2392118(200-205)Online publication date: 3-Sep-2007
https://dl.acm.org/doi/10.5555/2392094.2392118
Honkanen R(2005)Systolic routing in an optical fat treeProceedings of the Third international conference on Parallel and Distributed Processing and Applications10.1007/11576235_53(514-523)Online publication date: 2-Nov-2005
https://dl.acm.org/doi/10.1007/11576235_53
Honkanen R(2005)Systolic routing in an optical butterflyProceedings of the 8th international conference on Parallel Computing Technologies10.1007/11535294_12(141-150)Online publication date: 5-Sep-2005
https://dl.acm.org/doi/10.1007/11535294_12
Gruau FLhuillier YReitz PTemam OVassiliadis SGaudiot JPiuri V(2004)BLOB computingProceedings of the 1st conference on Computing frontiers10.1145/977091.977111(125-139)Online publication date: 14-Apr-2004
https://dl.acm.org/doi/10.1145/977091.977111
DeBenedictis EHuskamp J(2004)Will Moore's Law Be Sufficient?Proceedings of the 2004 ACM/IEEE conference on Supercomputing10.1109/SC.2004.68Online publication date: 6-Nov-2004
https://dl.acm.org/doi/10.1109/SC.2004.68
Case JRajan DShende A(2001)Lattice computers for approximating Euclidean spaceJournal of the ACM10.1145/363647.36368848:1(110-144)Online publication date: 1-Jan-2001
https://dl.acm.org/doi/10.1145/363647.363688
Show More Cited By

Abstract

Cited By

Index Terms

Recommendations

An Analysis of Reducing Communication Delay in Network-on-Chip Interconnect Architecture

Enhanced Overloaded CDMA Interconnect (OCI) Bus Architecture for On-Chip Communication

Architectural integration of rf-interconnect to enhance on-chip communication for many-core chip multiprocessors

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Share

Share this Publication link

Share on social media

Affiliations