research-article

Spider: A High-Speed Network Interconnect

Author:

Mike GallesAuthors Info & Claims

IEEE Micro, Volume 17, Issue 1

Pages 34 - 39

https://doi.org/10.1109/40.566196

Published: 01 January 1997 Publication History

Publisher Site

Abstract

The SGI SPIDER chip provides a high-speed, reliable switching network with a flexible interface and topology suitable for a variety of high-end applications. Six full-duplex ports and a nonblocking internal crossbar can sustain a data transfer rate of 4.8 Gbytes/sec, either between chips in a single chassis or between remote chassis over cables up to 5 meters long. Messages of arbitrary length travel over four independent virtual channels with 256 levels of priority, and are protected by CCITT-CRC with hardware retry. These features make the SGI SPIDER well suited to serve as an interprocessor communication fabric, a distributed graphics switch fabric, or a central switch for high-end networking applications.

References

[1]

W. Stallings, Data and Computer Communications, Macmillan Publishing Co., Riverside, N.J., 1988, pp. 137-144.

Digital Library

Google Scholar

[2]

W.J. Dally, "Virtual Channel Flow Control," Proc. IEEE 17th Int'l Symp. Computer Architecture, IEEE Computer Soc. Press, Los Alamitos, Calif., 1990, pp. 60-68.

Digital Library

Google Scholar

[3]

Y. Tamir and H.-C. Chi, "Symmetric Crossbar Arbiters for VLSI Communication Switches," IEEE Trans. Parallel and Distributed Systems, Vol. 4, No. 1, 1993, pp. 13-27.

Digital Library

Google Scholar

Cited By

View all

Sun COuyang YLu Y(2022)DCBuf: a high-performance wireless network-on-chip architecture with distributed wireless interconnects and centralized buffer sharingWireless Networks10.1007/s11276-021-02882-x28:2(505-520)Online publication date: 1-Feb-2022
https://dl.acm.org/doi/10.1007/s11276-021-02882-x
Parane KM PTalawar B(2020)LBNoCACM Transactions on Design Automation of Electronic Systems10.1145/336599425:1(1-26)Online publication date: 15-Jan-2020
https://dl.acm.org/doi/10.1145/3365994
Ejaz APapaefstathiou VSourdis ILu ZVangal SXu JBogdan P(2018)FreewayNoCProceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip10.5555/3306619.3306627(1-8)Online publication date: 4-Oct-2018
https://dl.acm.org/doi/10.5555/3306619.3306627
Show More Cited By

Recommendations

Stari: a technique for high-bandwidth communication
iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures

Network-on-Chip (NoC) architectures have been adopted by a growing number of multi-core designs as a flexible and scalable solution to the increasing wire delay constraints in the deep sub-micron regime. However, the shrinking feature size limits the ...
Optimal All-to-All Personalized Exchange in Self-Routable Multistage Networks

All-to-all personalized exchange is one of the most dense collective communication patterns and occurs in many important applications in parallel computing. Previous all-to-all personalized exchange algorithms were mainly developed for hypercube and ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

IEEE Micro Volume 17, Issue 1

January 1997

75 pages

ISSN:0272-1732

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 January 1997

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

65
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 19 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Sun COuyang YLu Y(2022)DCBuf: a high-performance wireless network-on-chip architecture with distributed wireless interconnects and centralized buffer sharingWireless Networks10.1007/s11276-021-02882-x28:2(505-520)Online publication date: 1-Feb-2022
https://dl.acm.org/doi/10.1007/s11276-021-02882-x
Parane KM PTalawar B(2020)LBNoCACM Transactions on Design Automation of Electronic Systems10.1145/336599425:1(1-26)Online publication date: 15-Jan-2020
https://dl.acm.org/doi/10.1145/3365994
Ejaz APapaefstathiou VSourdis ILu ZVangal SXu JBogdan P(2018)FreewayNoCProceedings of the Twelfth IEEE/ACM International Symposium on Networks-on-Chip10.5555/3306619.3306627(1-8)Online publication date: 4-Oct-2018
https://dl.acm.org/doi/10.5555/3306619.3306627
Monemi ATang JPalesi MMarsono M(2017)ProNoCMicroprocessors & Microsystems10.1016/j.micpro.2017.08.00754:C(60-74)Online publication date: 1-Oct-2017
https://dl.acm.org/doi/10.1016/j.micpro.2017.08.007
Zoni DCanidio AFornaciari WEnglezakis PNicopoulos CSazeides Y(2017)BlackOutJournal of Parallel and Distributed Computing10.1016/j.jpdc.2017.01.016104:C(130-145)Online publication date: 1-Jun-2017
https://dl.acm.org/doi/10.1016/j.jpdc.2017.01.016
Chen XJha N(2016)Reducing Wire and Energy Overheads of the SMART NoC Using a Setup Request NetworkIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2016.253828424:10(3013-3026)Online publication date: 1-Oct-2016
https://dl.acm.org/doi/10.1109/TVLSI.2016.2538284
Monemi AOoi CMarsono M(2015)Low latency network-on-chip router microarchitecture using request masking techniqueInternational Journal of Reconfigurable Computing10.1155/2015/5708362015(2-2)Online publication date: 1-Jan-2015
https://dl.acm.org/doi/10.1155/2015/570836
Xu YZhao BZhang YYang J(2015)Simple Virtual Channel Allocation for High-Throughput and High-Frequency On-Chip RoutersACM Transactions on Parallel Computing10.1145/27423492:1(1-23)Online publication date: 21-May-2015
https://dl.acm.org/doi/10.1145/2742349
Seitanidis IPsarras AChrysanthou KNicopoulos CDimitrakopoulos G(2015)ElastiStore: Flexible Elastic Buffering for Virtual-Channel-Based Networks on ChipIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2014.238344223:12(3015-3028)Online publication date: 20-Nov-2015
https://dl.acm.org/doi/10.1109/TVLSI.2014.2383442
Shaoli Liu Tianshi Chen Ling Li Xi Li Mingzhe Zhang Chao Wang Haibo Meng Xuehai Zhou Yunji Chen (2015)FreeRider: Non-Local Adaptive Network-on-Chip Routing with Packet-Carried Propagation of Congestion InformationIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2014.234506526:8(2272-2285)Online publication date: 1-Aug-2015
https://dl.acm.org/doi/10.1109/TPDS.2014.2345065
Show More Cited By

Abstract

References

Cited By

Recommendations

Stari: a technique for high-bandwidth communication

iDEAL: Inter-router Dual-Function Energy and Area-Efficient Links for Network-on-Chip (NoC) Architectures

Optimal All-to-All Personalized Exchange in Self-Routable Multistage Networks

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations