Cited By
View all- Kukimoto YBerkelaar MSakallah K(2001)Static timing analysisLogic Synthesis and Verification10.5555/566845.566859(373-401)Online publication date: 1-Nov-2001
- Farrahi AHathaway DWang MSarrafzadeh M(2000)Quality of EDA CAD ToolsProceedings of the 1st International Symposium on Quality of Electronic Design10.5555/850998.855839Online publication date: 20-Mar-2000
- Kukimoto YBrayton RWhite JSentovich E(1999)Timing-safe false path removal for combinational modulesProceedings of the 1999 IEEE/ACM international conference on Computer-aided design10.5555/339492.340075(544-550)Online publication date: 7-Nov-1999
- Show More Cited By