An ILD Void Detection Method for Monolithic 3-D ICs Based on Switched Capacitors
Authors: 
Ziwen Xiao, Zhiming Yang, Yang YuAuthors Info & Claims
Pages 2728 - 2737
Abstract
Monolithic 3-D integrated circuits (M3D ICs) have a higher integration and better performance compared to 3-D ICs based on through-silicon vias. However, high integration density and substantial scaling of the interlayer dielectric (ILD) make M3D ICs extremely prone to occur process defects. In fact, defects such as voids often occur in the bonding process of M3D ICs. Therefore, ILD void detection is necessary in order to achieve high yield for M3D ICs. In this article, an ILD void detection method based on switched capacitors is proposed. Since voids affect the equivalent capacitance of logic gates above the ILD, voids can be discovered by measuring the gate-level equivalent capacitance. And the value of the capacitance can reflect severity of the void. The effectiveness and accuracy of the proposed method are verified by HSPICE simulations. For M3D ICs with the 22-nm process, the minimum capacitance variation identified by this method is 3.355 fF under process variation. And this means nanoscale voids can be detected by the proposed method.
References
[1]
C. Yan and E. Salman, “Mono3D: Open source cell library for monolithic 3-D integrated circuits,” IEEE Trans. Circuits Syst. I, Reg. Papers, vol. 65, no. 3, pp. 1075–1085, Mar. 2018.
[2]
R. Rashidzadeh, E. Jedari, T. M. Supon, and V. Mashkovtsev, “A DLL-based test solution for through silicon via (TSV) in 3D-stacked ICs,” in Proc. Test Conf., 2015, pp. 1–9.
[3]
S. Das, J. R. Doppa, P. P. Pande, and K. Chakrabarty, “Monolithic 3D-enabled high performance and energy efficient network-on-chip,” in Proc. Int. Conf. Comput. Des., 2017, pp. 233–240.
[4]
I. Radu, B.-Y. Nguyen, G. Gaudin, and C. Mazure, “3D monolithic integration: Stacking technology and applications,” in Proc. Int. Conf. IC Des. Technol., 2015, pp. 1–3.
[5]
K. Chang, A. Koneru, K. Chakrabarty, and S. K. Lim, “Design automation and testing of monolithic 3D ICs: Opportunities, challenges, and solutions: (Invited paper),” in Proc. Int. Conf. Comput.-Aided Des. (ICCAD), 2017, pp. 805–810.
[6]
D. Leeet al., “Impact of electrostatic coupling on monolithic 3D-enabled network on chip,” ACM Trans. Des. Autom. Electron. Syst., vol. 24, no. 6, pp. 1–22, Sep. 2019.
[7]
A. Koneru, S. Kannan, and K. Chakrabarty, “Impact of wafer-bonding defects on monolithic 3D integrated circuits,” in Proc. EPEPS, 2016, pp. 91–94.
[8]
A. Koneru, S. Kannan, and K. Chakrabart, “Impact of electrostatic coupling and wafer-bonding defects on delay testing of monolithic 3D integrated circuits,” ACM J. Emerg. Technol. Comput. Syst., vol. 13, no. 4, pp. 1–23, Jul. 2017.
[9]
D. Dussault, E. Liebscher, F. Fournell, and V. Dragoi, “Control of cavitation density through gas and acoustic uniformity in a proximity megasonic pre-bond cleaning system,” in Proc. SPIE, Grenoble, France, 2013, Art. no.
[10]
L. Houet al., “A novel ISO-thermal intermetallic compound insertion bonding approach to improve throughput for 3D die to wafer stacking,” in Proc. ECTC, 2020, pp. 1442–1447.
[11]
B. Brandstätteret al., “High-speed ultra-accurate direct C2W bonding,” in Proc. ECTC, 2020, pp. 1943–1949.
[12]
Y. Chen, J. Tang, E. Mikhaylichenko, B. Brown, and F. Redeker, “Chemical mechanical cleaning for CMP defect reduction,” in Proc. CSTIC, 2016, pp. 1–4.
[13]
V. Dragoiet al., “Low temperature fusion wafer bonding quality investigation for failure mode analysis,” Ecs Trans., vol. 50, no. 7, pp. 227–239, 2012.
[14]
Y. Yu, X. Fang, and X. Peng, “A post-bond TSV test method based on RGC parameters measurement,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 39, no. 2, pp. 506–519, Feb. 2020.
[15]
S. Panth, K. Samadi, Y. Du, and S. K. Lim, “Power-performance study of block-level monolithic 3D-ICs considering inter-tier performance variations,” in Proc. DAC, 2014, pp. 1–6.
[16]
A. Koneru, S. Kannan, and K. Chakrabarty, “A design-for-test solution based on dedicated test layers and test scheduling for monolithic 3-D integrated circuits,” IEEE Trans. Comput.-Aided Design Integr. Circuits Syst., vol. 38, no. 10, pp. 1942–1955, Oct. 2019.
Recommendations
Logic Monolithic 3D ICs: PPA Benefits and EDA Tools Necessary
GLSVLSI '19: Proceedings of the 2019 Great Lakes Symposium on VLSIMonolithic 3D (M3D) ICs provide a way to achieve high performance and low power designs within the same technology node, thereby bypassing the need for transistor scaling. M3D ICs have multiple 2D tiers sequentially fabricated on top of each other and ...
A Post-Bond ILV Test Method in Monolithic 3-D ICs
Monolithic 3-D (M3D) integrated circuits (ICs) have the potential to achieve significantly higher device density compared with conventional ICs. The implementation of nanoscale interlayer vias (ILVs) in M3D plays a pivotal role in achieving enhanced ...
Monolithic 3D TSV-based high-voltage, high-temperature capacitors
In this work, high-voltage monolithic 3D capacitors operating at 100V (6 MV/cm) are fabricated by the use of a through silicon-via-based technology. Electric characteristics of the monolithic 3D capacitors exhibit a capacitance density of 17 times ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
1937-4151 © 2022 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See https://www.ieee.org/publications/rights/index.html for more information.
Publisher
IEEE Press
Publication History
Published: 01 August 2023
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 28 Jan 2025