[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
research-article

A Novel Fault Tolerant and Runtime Reconfigurable Platform for Satellite Payload Processing

Published: 01 August 2013 Publication History

Abstract

Reconfigurable hardware is gaining a steadily growing interest in the domain of space applications. The ability to reconfigure the information processing infrastructure at runtime together with the high computational power of today's FPGA architectures at relatively low power makes these devices interesting candidates for data processing in space applications. Partial dynamic reconfiguration of FPGAs enables maximum flexibility and can be utilized for performance optimization, for improving energy efficiency, and for enhanced fault tolerance. To be able to prove the effectiveness of these novel approaches for satellite payload processing, a highly scalable prototyping environment has been developed, combining dynamically reconfigurable FPGAs with the required interfaces such as SpaceWire, MIL-STD-1553B, and SpaceFibre. The developed systems have been enabled to space harsh environments thanks to an analytical analysis of the radiation effects on its most critical reconfigurable components. Aiming at that scope, a new algorithm for the analysis of critical radiation effects, in particular, related to Single Event Upsets (SEUs) and Multiple Event Upsets (MEUs) has been developed to obtain an effective estimation of the radiation impact and enabling the tuning of the component mapping reducing the routing interaction between the reconfigurable placed modules in their different feasible positions. The experimental performance of the system has been evaluated by a proper dynamic reconfiguration scenario, demonstrating a partial reconfiguration at 400 MByte/s, blind and readback scrubbing is supported and the scrub rate can be adapted individually for different parts of the design. The fault tolerance capability has been proven by means of a new analysis algorithm and by fault injection campaigns of SEUs and MCUs into the FPGA configuration memory.

Cited By

View all
  • (2024)A Novel Robust Core for Detecting Node Failures in FPGA ClustersProceedings of the 21st ACM International Conference on Computing Frontiers10.1145/3649153.3653001(328-329)Online publication date: 7-May-2024
  • (2020)Soft-Error Analysis of Self-reconfiguration Controllers for Safety Critical Dynamically Reconfigurable FPGAsApplied Reconfigurable Computing. Architectures, Tools, and Applications10.1007/978-3-030-44534-8_7(84-96)Online publication date: 1-Apr-2020
  • (2019)FPGA implementation of the principal component analysis algorithm for dimensionality reduction of hyperspectral imagesJournal of Real-Time Image Processing10.1007/s11554-016-0650-716:5(1395-1406)Online publication date: 1-Oct-2019
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computers
IEEE Transactions on Computers  Volume 62, Issue 8
August 2013
206 pages

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 August 2013

Author Tags

  1. FPGA
  2. fault injection
  3. fault tolerance
  4. multiple event upsets
  5. partial reconfiguration
  6. single event upsets
  7. static analysis

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 03 Mar 2025

Other Metrics

Citations

Cited By

View all
  • (2024)A Novel Robust Core for Detecting Node Failures in FPGA ClustersProceedings of the 21st ACM International Conference on Computing Frontiers10.1145/3649153.3653001(328-329)Online publication date: 7-May-2024
  • (2020)Soft-Error Analysis of Self-reconfiguration Controllers for Safety Critical Dynamically Reconfigurable FPGAsApplied Reconfigurable Computing. Architectures, Tools, and Applications10.1007/978-3-030-44534-8_7(84-96)Online publication date: 1-Apr-2020
  • (2019)FPGA implementation of the principal component analysis algorithm for dimensionality reduction of hyperspectral imagesJournal of Real-Time Image Processing10.1007/s11554-016-0650-716:5(1395-1406)Online publication date: 1-Oct-2019
  • (2018)FPGA implementation of collaborative representation algorithm for real-time hyperspectral target detectionJournal of Real-Time Image Processing10.1007/s11554-018-0823-715:3(673-685)Online publication date: 1-Oct-2018
  • (2018)A novel FPGA-based architecture for the estimation of the virtual dimensionality in remotely sensed hyperspectral imagesJournal of Real-Time Image Processing10.1007/s11554-014-0482-215:2(297-308)Online publication date: 1-Aug-2018
  • (2015)Dynamically adaptive scrubbing mechanism for improved reliability in reconfigurable embedded systemsProceedings of the 52nd Annual Design Automation Conference10.1145/2744769.2744827(1-6)Online publication date: 7-Jun-2015
  • (2014)GUARDProceedings of the 51st Annual Design Automation Conference10.1145/2593069.2593146(1-6)Online publication date: 1-Jun-2014

View Options

View options

Figures

Tables

Media

Share

Share

Share this Publication link

Share on social media