research-article

A Management Strategy for the Reliability and Performance Improvement of MLC-Based Flash-Memory Storage Systems

Authors:

Yuan-Hao Chang,

Tei-Wei KuoAuthors Info & Claims

IEEE Transactions on Computers, Volume 60, Issue 3

Pages 305 - 320

https://doi.org/10.1109/TC.2010.126

Published: 01 March 2011 Publication History

Publisher Site

Abstract

Cost has been a major driving force in the development of the flash-memory technology. Because of this, serious challenges are now faced for future products on reliability and performance requirements. In this work, we propose a management strategy to resolve the reliability and performance problems of many flash-memory products. A three-level address translation architecture with an adaptive block mapping mechanism is proposed to accelerate the address translation process with a limited amount of the RAM usage. Parallelism of operations over multiple chips is also explored with the considerations of the write constraints of advanced multilevel cell flash-memory chips. The capability of the proposed approach is analyzed with reliability considerations and evaluated by experiments over realistic workloads with respect to the reliability and performance improvement.

Cited By

View all

Chen SYang MChang Y(2021)Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND FlashIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.299878140:2(218-231)Online publication date: 1-Feb-2021
https://dl.acm.org/doi/10.1109/TCAD.2020.2998781
Chen SYang MChang Y(2019)The Best of Both WorldsProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3317922(1-6)Online publication date: 2-Jun-2019
https://dl.acm.org/doi/10.1145/3316781.3317922
Chen SLin YChang YYang MChen TWei HShih WHung CPapadopoulos G(2019)A new sequential-write-constrained cache management to mitigate write amplification for SMR drivesProceedings of the 34th ACM/SIGAPP Symposium on Applied Computing10.1145/3297280.3297336(599-606)Online publication date: 8-Apr-2019
https://dl.acm.org/doi/10.1145/3297280.3297336
Show More Cited By

Recommendations

An open-system framework for flash-memory storage system
SAC '11: Proceedings of the 2011 ACM Symposium on Applied Computing

In recent years, MLC flash memory, which stores 2 or more bits per cell, has gradually replaced SLC flash memory due to its lower cost and higher density. However, MLC flash memory also brings new constraints to the management. As a result, management ...
An adaptive file-system-oriented FTL mechanism for flash-memory storage systems

As flash memory becomes popular over various platforms, there is a strong demand regarding the performance degradation problem, due to the special characteristics of flash memory. This research proposes the design of a file-system-oriented flash ...
Buffer Cache Management for Combined MLC and SLC Flash Memories Using both Volatile and Nonvolatile RAMs
RTCSA '09: Proceedings of the 2009 15th IEEE International Conference on Embedded and Real-Time Computing Systems and Applications

This paper presents a new buffer cache management scheme called DABC-NV for mixed MLC and SLC flash memories as the secondary storage and both byte-accessible NVRAM and conventional volatile RAM as their buffer caches. DABC-NV has four salient features. ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computers

IEEE Transactions on Computers Volume 60, Issue 3

March 2011

142 pages

ISSN:0018-9340

Issue’s Table of Contents

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 March 2011

Author Tags

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

15
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 03 Mar 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Chen SYang MChang Y(2021)Optimizing Lifetime Capacity and Read Performance of Bit-Alterable 3-D NAND FlashIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2020.299878140:2(218-231)Online publication date: 1-Feb-2021
https://dl.acm.org/doi/10.1109/TCAD.2020.2998781
Chen SYang MChang Y(2019)The Best of Both WorldsProceedings of the 56th Annual Design Automation Conference 201910.1145/3316781.3317922(1-6)Online publication date: 2-Jun-2019
https://dl.acm.org/doi/10.1145/3316781.3317922
Chen SLin YChang YYang MChen TWei HShih WHung CPapadopoulos G(2019)A new sequential-write-constrained cache management to mitigate write amplification for SMR drivesProceedings of the 34th ACM/SIGAPP Symposium on Applied Computing10.1145/3297280.3297336(599-606)Online publication date: 8-Apr-2019
https://dl.acm.org/doi/10.1145/3297280.3297336
Mativenga RKwon SChung T(2019)HyFAT: Affordable Hybrid Fast Address Translating Device Driver for Multichannel-Based Flash DevicesIEEE Transactions on Consumer Electronics10.1109/TCE.2019.290430465:2(142-149)Online publication date: 22-Apr-2019
https://dl.acm.org/doi/10.1109/TCE.2019.2904304
Mativenga RPaik JKim YLee JChung T(2019)RFTLCluster Computing10.1007/s10586-018-2824-522:1(25-41)Online publication date: 1-Mar-2019
https://dl.acm.org/doi/10.1007/s10586-018-2824-5
Chen SChen YChang YWei HShih W(2018)A Progressive Performance Boosting Strategy for 3-D Charge-Trap NAND FlashIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2018.285608026:11(2322-2334)Online publication date: 1-Nov-2018
https://dl.acm.org/doi/10.1109/TVLSI.2018.2856080
Wang YQin ZChen RShao ZYang L(2016)An Adaptive Demand-Based Caching Mechanism for NAND Flash Memory Storage SystemsACM Transactions on Design Automation of Electronic Systems10.1145/294765822:1(1-22)Online publication date: 13-Dec-2016
https://dl.acm.org/doi/10.1145/2947658
Kwon S(2016)A Cache-Based Flash Translation Layer for TLC-Based Multimedia Storage DevicesACM Transactions on Embedded Computing Systems10.1145/282061415:1(1-28)Online publication date: 13-Jan-2016
https://dl.acm.org/doi/10.1145/2820614
Shi LWu KZhao MXue CLiu DSha E(2016)Retention Trimming for Lifetime Improvement of Flash Memory Storage SystemsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2015.245336935:1(58-71)Online publication date: 1-Jan-2016
https://dl.acm.org/doi/10.1109/TCAD.2015.2453369
Chang YChang YKuo TLi YLi H(2016)Disturbance Relaxation for 3D Flash MemoryIEEE Transactions on Computers10.1109/TC.2015.245166065:5(1467-1483)Online publication date: 1-May-2016
https://dl.acm.org/doi/10.1109/TC.2015.2451660
Show More Cited By

Abstract

Cited By

Recommendations

An open-system framework for flash-memory storage system

An adaptive file-system-oriented FTL mechanism for flash-memory storage systems

Buffer Cache Management for Combined MLC and SLC Flash Memories Using both Volatile and Nonvolatile RAMs

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Share

Share this Publication link

Share on social media

Affiliations