[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
research-article

Bit-Parallel Polynomial Basis Multiplier for New Classes of Finite Fields

Published: 01 August 2008 Publication History

Abstract

In this paper, three small classes of finite fields GF$(2^m)$ are found for which low complexity bit-parallel multipliers are proposed. The proposed multipliers have lower complexities compared to those based on the irreducible pentanomials. It is also shown that there does not always exist an irreducible all-one polynomial, equally-spaced polynomial, or trinomial for the new classes of fields.

Cited By

View all
  • (2024)RGMU: A High-flexibility and Low-cost Reconfigurable Galois Field Multiplication Unit Design Approach for CGRCAACM Transactions on Design Automation of Electronic Systems10.1145/363982029:2(1-24)Online publication date: 15-Feb-2024
  • (2016)High-Speed Hybrid-Double Multiplication Architectures Using New Serial-Out Bit-Level Mastrovito MultipliersIEEE Transactions on Computers10.1109/TC.2015.245602365:6(1734-1747)Online publication date: 6-May-2016
  • (2015)A survey of some recent bit-parallel GF ( 2 n ) multipliersFinite Fields and Their Applications10.1016/j.ffa.2014.10.00832:C(5-43)Online publication date: 1-Mar-2015
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image IEEE Transactions on Computers
IEEE Transactions on Computers  Volume 57, Issue 8
August 2008
144 pages

Publisher

IEEE Computer Society

United States

Publication History

Published: 01 August 2008

Author Tags

  1. Finite fields arithmetic
  2. hardware architecture
  3. irreducible polynomial.
  4. polynomial basis

Qualifiers

  • Research-article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 31 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2024)RGMU: A High-flexibility and Low-cost Reconfigurable Galois Field Multiplication Unit Design Approach for CGRCAACM Transactions on Design Automation of Electronic Systems10.1145/363982029:2(1-24)Online publication date: 15-Feb-2024
  • (2016)High-Speed Hybrid-Double Multiplication Architectures Using New Serial-Out Bit-Level Mastrovito MultipliersIEEE Transactions on Computers10.1109/TC.2015.245602365:6(1734-1747)Online publication date: 6-May-2016
  • (2015)A survey of some recent bit-parallel GF ( 2 n ) multipliersFinite Fields and Their Applications10.1016/j.ffa.2014.10.00832:C(5-43)Online publication date: 1-Mar-2015
  • (2013)Low latency systolic montgomery multiplier for finite field GF(2m) based on pentanomialsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2012.218525721:2(385-389)Online publication date: 1-Feb-2013
  • (2013)Low-complexity multiplier for GF(2m) based on all-one polynomialsIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2011.218143421:1(168-173)Online publication date: 1-Jan-2013

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media