More Web Proxy on the site http://driver.im/

Article

Free access

Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs

Authors:

Daniel Gebhardt,

Kenneth S. StevensAuthors Info & Claims

NOCS '10: Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip

Pages 115 - 122

https://doi.org/10.1109/NOCS.2010.21

Published: 03 May 2010 Publication History

Abstract

Power consumption of on-chip interconnects is a primary concern for many embedded system-on-chip (SoC) applications. In this paper, we compare energy and performance characteristics of asynchronous (clockless) and synchronous network-on-chip implementations, optimized for a number of SoC designs. We adapted the COSI-2.0 framework with ORION 2.0 router and wire models for synchronous network generation. Our own tool, ANetGen, specifies the asynchronous network by determining the topology with simulated-annealing and router locations with force-directed placement. It uses energy and delay models from our 65nm bundled-data router design. SystemC simulations varied traffic burstiness using the self-similar b-model. Results show that the asynchronous network provided lower median and maximum message latency, especially under bursty traffic, and used far less router energy with a slight overhead for the inter-router wires.

References

[1]

I. M. Panades, F. Clermidy, P. Vivet, and A. Greiner, "Physical implementation of the dspin network-on-chip in the faust architecture," in Proc. Int'l Symp. on Networks-on-Chips, 2008, pp. 139-148.

Digital Library

[2]

Y. Hoskote, S. Vangal, A. Singh, N. Borkar, and S. Borkar, "A 5-ghz mesh interconnect for a teraflops processor," IEEE Micro, vol. 27, no. 5, pp. 51-61, 2007.

Digital Library

[3]

K. Srinivasan, K.S. Chatha, and G. Konjevod, "Linear-programming-based techniques for synthesis of network-on-chip architectures," IEEE Trans. Very Large Scale Integr. Syst., vol. 14, no. 4, 2006.

Digital Library

[4]

B.R. Quinton, M.R. Greenstreet, and S.J.E. Wilton, "Practical asynchronous interconnect network design," IEEE Trans. Very Large Scale Integr. Syst., vol. 16, no. 5, pp. 579-588, 2008.

Digital Library

[5]

A. Pinto, L.P. Carloni, and A.L.S. Vincentelli, "A methodology for constraint-driven synthesis of on-chip communications," IEEE Transactions on Computer Aided Design, vol. 28, no. 3, pp. 364-377, 2009.

Digital Library

[6]

S. Murali, P. Meloni, F. Angiolini, D. Atienza, S. Carta, L. Benini, G. D. Micheli, and L. Raffo, "Designing application-specific networks on chips with floorplan information," in Proc. Int'l Conf. on Computer-Aided Design, 2006, pp. 355-362.

Digital Library

[7]

D. Atienza, F. Angiolini, S. Murali, A. Pullini, L. Benini, and G. De Micheli, "Network-On-Chip Design and Synthesis Outlook," Integration-The VLSI Journal, vol. 41, no. 2, Feb. 2008.

Digital Library

[8]

Z. Guz, I. Walter, E. Bolotin, I. Cidon, R. Ginosar, and A. Kolodny, "Network delays and link capacities in application-specific wormhole nocs," VLSI Design, vol. 2007, 2007.

[9]

A. Lines, "Asynchronous interconnect for synchronous soc design," IEEE Micro, vol. 24, no. 1, pp. 32-41, 2004.

Digital Library

[10]

W. J. Bainbridge and S. B. Furber, "CHAIN: A Delay Insensitive CHip Area INterconnect," IEEE Micro special issue on Design and Test of System on Chip, vol. 142, No.4., pp. 16-23, Sept. 2002.

Digital Library

[11]

T. Bjerregaard and J. Sparsø, "A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip," in Proc. Design, Automation, and Test in Europe, 2005, pp. 1226-1231.

Digital Library

[12]

D. Lattard, E. Beigne, C. Bernard, C. Bour, F. Clermidy, Y. Durand, J. Durupt, D. Varreau, P. Vivet, P. Penard, A. Bouttier, and F. Berens, "A telecom baseband circuit based on an asynchronous network-on-chip," Solid-State Circuits Conference, Digest of Technical Papers, Feb. 2007.

[13]

E. Beigne, F. Clermidy, P. Vivet, A. Clouard, and M. Renaudin, "An asynchronous noc architecture providing low latency service and its multilevel design framework," in Proc. Int'l Symposium on Asynchronous Circuits and Systems, 2005, pp. 54-63.

Digital Library

[14]

R. R. Dobkin, R. Ginosar, and A. Kolodny, "Qnoc asynchronous router," Integr. VLSI J., vol. 42, no. 2, pp. 103-115, 2009.

Digital Library

[15]

M.N. Horak, "A high-throughput, low-power asynchronous mesh-of-trees interconnection network for the explicit multi-threading (xmt). parallel architecture," Master's thesis, Univ. of Maryland, August 2008.

[16]

A. Sheibanyrad, I.M. Panades, and A. Greiner, "Systematic comparison between the asynchronous and the multi-synchronous implementations of a network on chip architecture," in Proc. Design, Automation, and Test in Europe, 2007, pp. 1090-1095.

Digital Library

[17]

R. Marculescu, U. Ogras, L.-S. Peh, N. Jerger, and Y. Hoskote, "Outstanding research problems in noc design: System, microarchitecture, and circuit perspectives," Trans. Comp.-Aided Des. Integ. Cir. Sys., vol. 28, no. 1, pp. 3-21, 2009.

Digital Library

[18]

M. Wang, T. Madhyastha, N.H. Chan, S. Papadimitriou, and C. Faloutsos, "Data mining meets performance evaluation: fast algorithms for modeling bursty traffic," in Proc. International Conference on Data Engineering, 2002.

Digital Library

[19]

R. Thid, I. Sander, and A. Jantsch, "Flexible bus and noc performance analysis with configurable synthetic workloads," in Proc. EUROMICRO Conf. on Digital System Design, 2006, pp. 681-688.

Digital Library

[20]

G.V. Varatkar and R. Marculescu, "On-chip traffic modeling and synthesis for mpeg-2 video applications," IEEE Trans. Very Large Scale Integr. Syst., vol. 12, no. 1, pp. 108-119, 2004.

Digital Library

[21]

V. Soteriou, H. Wang, and L.-S. Peh, "A statistical traffic model for on-chip interconnection networks," in Proc. Int'l Symp. on Modeling, Analysis, and Simulation, 2006, pp. 104-116.

Digital Library

[22]

U. Y. Ogras and R. Marculescu, "Analytical router modeling for networks-on-chip performance analysis," in Proc. of Design, Automation and Test in Europe, 2007, pp. 1096-1101.

Digital Library

[23]

A. Kahng, B. Li, L.-S. Peh, and K. Samadi, "Orion 2.0: A fast and accurate noc power and area model for early-stage design space exploration," in DATE, April 2009, pp. 423-428.

Digital Library

[24]

Z. Lu, A. Jantsch, E. Salminen, and C. Grecu, "Network-on-chip benchmarking specification part 2: Micro-benchmark specification," Technical Report, OCP International Partnership Association, Inc., 2008.

[25]

K.S. Stevens, P. Golani, and P.A. Beerel, "Energy and Performance Models for Synchronous and Asynchronous Communication," IEEE Tran. on VLSI Systems, March 2010.

Digital Library

[26]

C. Seitz, System timing. Addison-Wesley, 1980, ch. 7, in C.A. Mead and L.A. Conway, editors, Introduction to VLSI Systems.

[27]

K.S. Stevens, R. Ginosar, and S. Rotem, "Relative timing," IEEE Trans. on VLSI Systems, vol. 11, no. 1, pp. 129-140, 2003.

Digital Library

[28]

K.S. Stevens, Y. Xu, and V. Vij, "Characterization of asynchronous templates for integration into clocked cad flows," in Int'l Symp. on Asynchronous Circuits and Systems, May 2009, pp. 151-161.

Digital Library

[29]

K.S. Stevens, "Practical verification and synthesis of low latency asynchronous systems," Ph.D. dissertation, Univ. of Calgary, Sept. 1994.

Digital Library

[30]

A. Pullini, F. Angiolini, P. Meloni, D. Atienza, S. Murali, L. Raffo, G.D. Micheli, and L. Benini, "NoC design and implementation in 65nm technology," in Proc. Int'l Symp. on Networks-on-Chip, May 2007.

Digital Library

[31]

J.A. Roy, D.A. Papa, S.N. Adya, H.H. Chan, A.N. Ng, J.F. Lu, and I.L. Markov, "Capo: robust and scalable open-source min-cut floorplacer," in Proc. Int'l Symp. on Physical Design, 2005, pp. 224-226.

Digital Library

[32]

J. Hu and R. Marculescu, "Energy-aware mapping for tile-based noc architectures under performance constraints," in Proc. Asia and South Pacific Design Automation Conference, 2003, pp. 233-239.

Digital Library

[33]

D. Gebhardt and K.S. Stevens, "Elastic flow in an application specific network-on-chip," Electron. Notes Theor. Comput. Sci., vol. 200, no. 1, pp. 3-15, 2008, Proc. Int'l Workshop on Formal Methods for GALS.

Digital Library

[34]

E.B.V.D. Tol and E.G.T. Jaspers, "Mapping of mpeg-4 decoding on a flexible architecture platform," in Media Processors, 2002, pp. 1-13.

[35]

B. Mathew, A. Davis, and Z. Fang, "A low-power accelerator for the sphinx 3 speech recognition system," in Proc. on Compilers, Architecture and Synthesis for Embedded Systems. ACM, 2003, pp. 210-219.

Digital Library

Cited By

Ilamathi KRangarajan P(2018)Determining Effective Shortest Path in Asynchronous Network-on-Chip Through Bio-Inspired Optimization TechniquesWireless Personal Communications: An International Journal10.1007/s11277-018-5373-6102:4(3375-3392)Online publication date: 1-Oct-2018
https://dl.acm.org/doi/10.1007/s11277-018-5373-6
Muhammad SEl-Moursy MEl-Moursy AHamed H(2017)Architecture level analysis for process variation in synchronous and asynchronous Networks-on-ChipJournal of Parallel and Distributed Computing10.1016/j.jpdc.2016.12.019102:C(175-185)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1016/j.jpdc.2016.12.019
Bhardwaj KNowick S(2016)Achieving lightweight multicast in asynchronous networks-on-chip using local speculationProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2897978(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2897978
Show More Cited By

Comparing Energy and Latency of Asynchronous and Synchronous NoCs for Embedded SoCs
1. Hardware

Recommendations

Evaluation and design trade-offs between circuit-switched and packet-switched NOCs for application-specific SOCs
DAC '06: Proceedings of the 43rd annual Design Automation Conference

NOC architectures have to deliver good latency-throughput performance in the face of very tight power and area budgets. However, the latency and the power consumption for transferring information down the transmitter stack, through the channel, and up ...
A survey of research and practices of Network-on-chip

The scaling of microchip technologies has enabled large scale systems-on-chip (SoC). Network-on-chip (NoC) research addresses global communication in SoC, involving (i) a move from computation-centric to communication-centric design and (ii) the ...
Low power nanoscale buffer management for network on chip routers
GLSVLSI '10: Proceedings of the 20th symposium on Great lakes symposium on VLSI

Network-on-Chip (NoC) is an on-chip communication solution in the future system-on-a-chip (SoC) necessitating high performance operation with low power dissipation. We present a novel dynamic power management technique for low power NoC router buffers ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings

NOCS '10: Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip

May 2010

255 pages

ISBN:9780769540535

Publisher

IEEE Computer Society

United States

Publication History

Published: 03 May 2010

Author Tags

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

6
Total Citations
View Citations
51
Total Downloads

Downloads (Last 12 months)4
Downloads (Last 6 weeks)2

Reflects downloads up to 15 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

Ilamathi KRangarajan P(2018)Determining Effective Shortest Path in Asynchronous Network-on-Chip Through Bio-Inspired Optimization TechniquesWireless Personal Communications: An International Journal10.1007/s11277-018-5373-6102:4(3375-3392)Online publication date: 1-Oct-2018
https://dl.acm.org/doi/10.1007/s11277-018-5373-6
Muhammad SEl-Moursy MEl-Moursy AHamed H(2017)Architecture level analysis for process variation in synchronous and asynchronous Networks-on-ChipJournal of Parallel and Distributed Computing10.1016/j.jpdc.2016.12.019102:C(175-185)Online publication date: 1-Apr-2017
https://dl.acm.org/doi/10.1016/j.jpdc.2016.12.019
Bhardwaj KNowick S(2016)Achieving lightweight multicast in asynchronous networks-on-chip using local speculationProceedings of the 53rd Annual Design Automation Conference10.1145/2897937.2897978(1-6)Online publication date: 5-Jun-2016
https://dl.acm.org/doi/10.1145/2897937.2897978
Buckler MBurleson WSadowski GChou PHuang RXie YKarnik T(2013)Low-power networks-on-chipProceedings of the 2013 International Symposium on Low Power Electronics and Design10.5555/2648668.2648700(132-134)Online publication date: 4-Sep-2013
https://dl.acm.org/doi/10.5555/2648668.2648700
Ghiribaldi ABertozzi DNowick SMacii E(2013)A transition-signaling bundled data NoC switch architecture for cost-effective GALS multicore systemsProceedings of the Conference on Design, Automation and Test in Europe10.5555/2485288.2485370(332-337)Online publication date: 18-Mar-2013
https://dl.acm.org/doi/10.5555/2485288.2485370
Gebhardt DYou JStevens KMarculescu RKishinevsky MGinosar RChatha K(2011)Link pipelining strategies for an application-specific asynchronous NoCProceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip10.1145/1999946.1999976(185-192)Online publication date: 1-May-2011
https://dl.acm.org/doi/10.1145/1999946.1999976

View Options

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

Media

Figures

Other

Tables

View Table of Contents