research-article

Instruction-Level Program and Processor Modeling

Author:

M. H. MacDougallAuthors Info & Claims

Computer, Volume 17, Issue 7

Pages 14 - 24

https://doi.org/10.1109/MC.1984.1659182

Published: 01 July 1984 Publication History

Publisher Site

Abstract

First Page of the Article

Cited By

View all

Hartstein ASrinivasan VPuzak TEmma PAlderighi MSalapura VMcKee S(2006)Cache miss behaviorProceedings of the 3rd conference on Computing frontiers10.1145/1128022.1128064(313-320)Online publication date: 3-May-2006
https://dl.acm.org/doi/10.1145/1128022.1128064
Kobayashi MMacDougall M(1989)The Stack Growth FunctionIEEE Transactions on Computers10.1109/12.2428838:6(798-805)Online publication date: 1-Jun-1989
https://dl.acm.org/doi/10.1109/12.24288
Arya SGaither BMichael G(1988)Parallel algorithm development workbenchProceedings of the 1988 ACM/IEEE conference on Supercomputing10.5555/62972.62974(11-17)Online publication date: 1-Nov-1988
https://dl.acm.org/doi/10.5555/62972.62974
Show More Cited By

Recommendations

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

To achieve high performance, contemporary computer systems rely on two forms of parallelism: instruction-level parallelism (ILP) and thread-level parallelism (TLP). Wide-issue super-scalar processors exploit ILP by executing multiple instructions from a ...
Natural instruction level parallelism-aware compiler for high-performance QueueCore processor architecture

This work presents a static method implemented in a compiler for extracting high instruction level parallelism for the 32-bit QueueCore, a queue computation-based processor. The instructions of a queue processor implicitly read and write their operands, ...
Improving processor efficiency through enhanced instruction fetch

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

Computer Volume 17, Issue 7

July 1984

129 pages

ISSN:0018-9162

Issue’s Table of Contents

Publisher

IEEE Computer Society Press

Washington, DC, United States

Publication History

Published: 01 July 1984

Qualifiers

Research-article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

9
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 06 Jan 2025

Other Metrics

View Author Metrics

Citations

Cited By

View all

Hartstein ASrinivasan VPuzak TEmma PAlderighi MSalapura VMcKee S(2006)Cache miss behaviorProceedings of the 3rd conference on Computing frontiers10.1145/1128022.1128064(313-320)Online publication date: 3-May-2006
https://dl.acm.org/doi/10.1145/1128022.1128064
Kobayashi MMacDougall M(1989)The Stack Growth FunctionIEEE Transactions on Computers10.1109/12.2428838:6(798-805)Online publication date: 1-Jun-1989
https://dl.acm.org/doi/10.1109/12.24288
Arya SGaither BMichael G(1988)Parallel algorithm development workbenchProceedings of the 1988 ACM/IEEE conference on Supercomputing10.5555/62972.62974(11-17)Online publication date: 1-Nov-1988
https://dl.acm.org/doi/10.5555/62972.62974
Eggers SKatz RSiegel H(1988)A characterization of sharing in parallel programs and its application to coherency protocol evaluationProceedings of the 15th Annual International Symposium on Computer architecture10.5555/52400.52442(373-382)Online publication date: 1-Jun-1988
https://dl.acm.org/doi/10.5555/52400.52442
Eggers SKatz R(1988)A characterization of sharing in parallel programs and its application to coherency protocol evaluationACM SIGARCH Computer Architecture News10.1145/633625.5244216:2(373-382)Online publication date: 17-May-1988
https://dl.acm.org/doi/10.1145/633625.52442
Woodbury MShin K(1988)Performance Modeling and Measurements of Real Time Multiprocessors with Time-Shared BusesIEEE Transactions on Computers10.1109/12.215137:2(214-224)Online publication date: 1-Feb-1988
https://dl.acm.org/doi/10.1109/12.2151
Smith A(1987)Line (block) size choice for CPU cache memoriesIEEE Transactions on Computers10.1109/TC.1987.500953736:9(1063-1076)Online publication date: 1-Sep-1987
https://dl.acm.org/doi/10.1109/TC.1987.5009537
Smith AGannon TAgerwala TFreiman C(1985)Cache evaluation and the impact of workload choiceProceedings of the 12th annual international symposium on Computer architecture10.5555/327010.327132(64-73)Online publication date: 1-Jun-1985
https://dl.acm.org/doi/10.5555/327010.327132
Smith A(1985)Cache evaluation and the impact of workload choiceACM SIGARCH Computer Architecture News10.1145/327070.32713213:3(64-73)Online publication date: 1-Jun-1985
https://dl.acm.org/doi/10.1145/327070.327132

Abstract

Cited By

Recommendations

Converting thread-level parallelism to instruction-level parallelism via simultaneous multithreading

Natural instruction level parallelism-aware compiler for high-performance QueueCore processor architecture

Improving processor efficiency through enhanced instruction fetch

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations