Cited By
View all- Amuru DZahra AVudumula HCherupally PGurram SAhmad AAbbas Z(2023)AI/ML algorithms and applications in VLSI design and technologyIntegration, the VLSI Journal10.1016/j.vlsi.2023.06.00293:COnline publication date: 1-Nov-2023
A survey on machine learning-based routing for VLSI physical design
Authors: 
Lin Li, Yici Cai, Qiang ZhouAuthors Info & Claims
References
[1]
J.A. Roy, I.I. Markov, High-performance routing at the nanometer scale, in: 2007 IEEE/ACM International Conference on Computer-Aided Design, 2007, pp. 496–502.
[2]
M.D. Moffitt, MaizeRouter: engineering an effective global router, in: ASP-DAC 2008, 2008.
[3]
M. Pan, C.C.N. Chu, FastRoute 2.0: A High-quality and Efficient Global Router, in: 2007 Asia and South Pacific Design Automation Conference, 2007, pp. 250–255.
[4]
M. Cho, K. Lu, K. Yuan, D.Z. Pan, BoxRouter 2.0: architecture and implementation of a hybrid and robust global router, in: 2007 IEEE/ACM International Conference on Computer-Aided Design, 2007, pp. 503–508.
[5]
Liu W.-H., Kao W.-C., Li Y.-L., Chao K.-Y., NCTU-GR 2.0: Multithreaded collision-aware global routing with bounded-length maze routing, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 32 (2013) 709–722.
[6]
J. yuan He, M. Burtscher, R. Manohar, K. Pingali, SPRoute: A Scalable Parallel Negotiation-based Global Router, in: 2019 IEEE/ACM International Conference on Computer-Aided Design, ICCAD, 2019, pp. 1–8.
[7]
J. Liu, C.-W. Pui, F. Wang, E.F.Y. Young, CUGR: Detailed-Routability-Driven 3D Global Routing with Probabilistic Resource Model, in: 2020 57th ACM/IEEE Design Automation Conference, DAC, 2020, pp. 1–6.
[8]
Lee C.Y., An algorithm for path connections and its applications, IRE Trans. Electron. Comput. 10 (1961) 346–365.
[9]
Hadlock F.O., A shortest path algorithm for grid graphs, Networks 7 (1977) 323–334.
[10]
J. Soukup, Fast Maze Router, in: 15th Design Automation Conference, 1978, pp. 100–102.
[11]
A. Hetzel, A sequential detailed router for huge grid graphs, in: Proceedings Design, Automation and Test in Europe, 1998, pp. 332–338.
[12]
K. Han, A.B. Kahng, H. Lee, Evaluation of BEOL design rule impacts using an optimal ILP-based detailed router, in: 2015 52nd ACM/EDAC/IEEE Design Automation Conference, DAC, 2015, pp. 1–6.
[13]
X. Jia, Y. Cai, Q. Zhou, G. Chen, Z. Li, Z. Li, MCFRoute: A detailed router based on multi-commodity flow method, in: 2014 IEEE/ACM International Conference on Computer-Aided Design, ICCAD, 2014, pp. 397–404.
[14]
F.-K. Sun, H. Chen, C.-Y. Chen, C.-H. Hsu, Y.-W. Chang, A Multithreaded Initial Detailed Routing Algorithm Considering Global Routing Guides, in: 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD, 2018, pp. 1–7.
[15]
A.B. Kahng, L. Wang, B. Xu, TritonRoute: An Initial Detailed Router for Advanced VLSI Technologies, in: 2018 IEEE/ACM International Conference on Computer-Aided Design, ICCAD, 2018, pp. 1–8.
[16]
Chen G., Pui C.-W., Li H., Young E.F.Y., Dr. CU: Detailed routing by sparse grid graph and minimum-area-captured path search, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 39 (2020) 1902–1915.
[17]
H. Li, G. Chen, B. Jiang, J. Chen, E.F.Y. Young, Dr. CU 2.0: A Scalable Detailed Routing Framework with Correct-by-Construction Design Rule Satisfaction, in: 2019 IEEE/ACM International Conference on Computer-Aided Design, ICCAD, 2019, pp. 1–7.
[18]
Goncalves S.M.M., da Rosa L.S., de Souza Marques F., DRAPS: A design rule aware path search algorithm for detailed routing, IEEE Trans. Circuits Syst. II Express Briefs 67 (2020) 1239–1243.
[19]
S. Mantik, G. Posser, W.-K. Chow, Y. Ding, W.-H. Liu, ISPD 2018 Initial Detailed Routing Contest and Benchmarks, in: Proceedings of the 2018 International Symposium on Physical Design, 2018.
[20]
Jain S.R., Okabe K., Training a fully convolutional neural network to route integrated circuits, 2017, arXiv, arXiv:1706.08948.
[21]
Hagan M.T., Demuth H.B., Beale M.H., Neural network design, 1995.
[22]
Lin Y., Pan D.Z., Machine learning in physical verification, mask synthesis, and physical design, Mach. Learn. VLSI Comput.-Aided Des. (2019).
[23]
W.-T.J. Chan, P.-H. Ho, A.B. Kahng, P. Saxena, Routability Optimization for Industrial Designs at Sub-14nm Process Nodes Using Machine Learning, in: Proceedings of the 2017 ACM on International Symposium on Physical Design, 2017.
[24]
Z. Qi, Y. Cai, Q. Zhou, Z. Li, M. Chen, VFGR: A very fast parallel global router with accurate congestion modeling, in: 2014 19th Asia and South Pacific Design Automation Conference, ASP-DAC, 2014, pp. 525–530.
[25]
T.-C. Yu, S.-Y. Fang, H.-S. Chiu, K.-S. Hu, P.H.-Y. Tai, C.C.-F. Shen, H. Sheng, Pin Accessibility Prediction and Optimization with Deep Learning-based Pin Pattern Recognition*, in: 2019 56th ACM/IEEE Design Automation Conference, DAC, 2019, pp. 1–6.
[26]
A.F. Tabrizi, L.M. Rakai, N.K. Darav, I. Bustany, L. Behjat, S. Xu, A.A. Kennings, A Machine Learning Framework to Identify Detailed Routing Short Violations from a Placed Netlist, in: 2018 55th ACM/ESDA/IEEE Design Automation Conference, DAC, 2018, pp. 1–6.
[27]
T.C. Yu, S.Y. Fang, H.-S. Chiu, K.-S. Hu, P.H.-Y. Tai, C.C.-F. Shen, H. Sheng, Lookahead Placement Optimization with Cell Library-based Pin Accessibility Prediction via Active Learning, in: Proceedings of the 2020 International Symposium on Physical Design, 2020.
[28]
R. Liang, H. Xiang, D. Pandey, L.N. Reddy, S. Ramji, G.-J. Nam, J. Hu, DRC Hotspot Prediction at Sub-10nm Process Nodes Using Customized Convolutional Network, in: Proceedings of the 2020 International Symposium on Physical Design, 2020.
[29]
W.-T. Hung, J.-Y. Huang, Y.-C. Chou, C.-H. Tsai, M.C.-T. Chao, Transforming Global Routing Report into DRC Violation Map with Convolutional Neural Network, 2020.
[30]
Y.-H. Huang, Z. Xie, G.-Q. Fang, T.-C. Yu, H. Ren, S.-Y. Fang, Y. Chen, J. Hu, Routability-Driven Macro Placement with Embedded CNN-Based Prediction Model, in: 2019 Design, Automation & Test in Europe Conference & Exhibition, DATE, 2019, pp. 180–185.
[31]
U. Gandhi, I. Bustany, W. Swartz, L. Behjat, A Reinforcement Learning-Based Framework for Solving Physical Design Routing Problem in the Absence of Large Test Sets, in: 2019 ACM/IEEE 1st Workshop on Machine Learning for CAD (MLCAD), 2019, pp. 1–6.
[32]
Tu P., Pui C.-W., Young E.F.Y., Simultaneous reconnection surgery technique of routing with machine learning-based acceleration, IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst. 39 (2020) 1245–1257.
[33]
J. Chen, J. Kuang, G. Zhao, D.J.-H. Huang, E.F.Y. Young, PROS: A Plug-in for Routability Optimization applied in the State-of-the-art commercial EDA tool using deep learning, in: 2020 IEEE/ACM International Conference on Computer Aided Design, ICCAD, 2020, pp. 1–8.
[34]
Liao H., Zhang W., Dong X., Póczos B., Shimada K., Kara L.B., A deep reinforcement learning approach for global routing, 2019, arXiv, arXiv:1906.08809.
[35]
Peng Y., Choi B., Xu J., Graph learning for combinatorial optimization: A survey of state-of-the-art, Data Sci. Eng. 6 (2021) 119–141.
[36]
Mirhoseini A., Goldie A., Yazgan M., Jiang J.W., Songhori E.M., Wang S., Lee Y.-J., Johnson E., Pathak O., Bae S., Nazi A., Pak J., Tong A., Srinivasa K., Hang W., Tuncer E., Babu A., Le Q.V., Laudon J., Ho R., Carpenter R., Dean J., Chip placement with deep reinforcement learning, 2020, arXiv arXiv:2004.10746.
[37]
Indrapriyadarsini S., Mahboubi S., Ninomiya H., Kamio T., Asai H., A nesterov’s accelerated quasi-Newton method for global routing using deep reinforcement learning, 2020, arXiv arXiv:2010.09465.
[38]
D. Utyamishev, I. Partin-Vaisband, Late Breaking Results: A Neural Network that Routes ICs, in: 2020 57th ACM/IEEE Design Automation Conference, DAC, 2020, pp. 1–2.
Index Terms
- A survey on machine learning-based routing for VLSI physical design
Index terms have been assigned to the content through auto-classification.
Recommendations
Exploring machine learning solutions for overcoming challenges in IoT-based wireless sensor network routing: a comprehensive review
AbstractAn industry-wide paradigm change has been sparked by the growth of Internet of Things (IoT)-based Wireless Sensor Networks (WSNs), which has made reliable and effective routing methods necessary. This thorough analysis looks at how Machine ...
Machine Learning: The State of the Art
The two fundamental problems in machine learning (ML) are statistical analysis and algorithm design. The former tells us the principles of the mathematical models that we establish from the observation data. The latter defines the conditions on which ...
Multi-agent deep reinforcement learning: a survey
AbstractThe advances in reinforcement learning have recorded sublime success in various domains. Although the multi-agent domain has been overshadowed by its single-agent counterpart during this progress, multi-agent reinforcement learning gains rapid ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Elsevier B.V.
Publisher
Elsevier Science Publishers B. V.
Netherlands
Publication History
Published: 01 September 2022
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 26 Dec 2024
Other Metrics
Citations
Cited By
View all- Amuru DZahra AVudumula HCherupally PGurram SAhmad AAbbas Z(2023)AI/ML algorithms and applications in VLSI design and technologyIntegration, the VLSI Journal10.1016/j.vlsi.2023.06.00293:COnline publication date: 1-Nov-2023