Communication-aware task assignment algorithm for MPSoC using shared memory
Pages 233 - 241
Abstract
In a Multi-Processor System-on-a-Chip (MPSoC) based on Network-on-Chip (NoC), which processes massive data in a distributed fashion, communication is concentrated on shared memory. This paper proposes an assignment algorithm that can minimize the total power consumption for data communication in executing application programs and a switch structure that can reduce communication congestion resulting from simultaneous accesses to the shared memory. The proposed assignment algorithm gives higher priority to the tasks transferring a larger amount of data to shared memory, so that these tasks can be assigned to the PEs close to shared memory. The proposed switch structure was designed to support multi-port memory, which is often used for shared memory. The ports of the proposed switch are dedicated to be connected with in/out ports of shared memory in order to increase communication bandwidth between PEs and shared memories. By adopting the proposed scheme, the congestion caused by the concentrated requests to the memory can be reduced. Experimental results show that power consumption for transferring data in High-Definition (HD) H.264 decoder, Motion-JPEG decoder, MP3 decoder and 2D Wavelet transform codes has been reduced by 23.9% on the average, when compared with the cases of applying the well-known FC, BN and SA algorithms. The area has been slightly increased by 1.7% compared to conventional NoC structures.
References
[1]
E. van der Tol, E. Jaspers, R. Gelderblom, Mapping of H.264 decoding on multiprocessor architecture, in: Proceedings of the SPIE Conference on Image and Video Communications and Processing, Santa Clara, CA, vol. 5022, January 2003, pp. 707-718.
[2]
O. Lehtoranta, E. Salminen, A. Kulmala, M. Hannikainen, T. Hamalainen, A parallel MPEG-4 encoder for FPGA based multiprocessor SoC, in: Proceedings of the 15th International Conference on Field Programmable Logic and Application, Tampere, Finland, August 2005, pp. 380-385.
[3]
C. Chou, U. Ogras, R. Marculescu, Energy- and performance-aware incremental mapping for network on chip with multiple voltage levels, in: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 27 (10), October 2008, pp. 1866-1879.
[4]
E. Carvalho, F. Moraes, Congestion-aware task mapping in heterogeneous MPSoCs, in: Proceedings of the International Symposium on System-on-Chip, Tampere, Finland, November 2008, pp. 1-4.
[5]
H. Orsila, T. Kangas, E. Salminen, T. Hamalainen, M. Hannikainen, Automated memory-aware application distribution for multi-processor system-on-chips, Journal of Systems Architecture, 53 (11) (2007) 795-815.
[6]
J. Hu, R. Marculescu, Energy- and performance-aware mapping for regular NoC architectures, in: IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, vol. 24 (4), April 2005, pp. 551-562.
[7]
J. Wu, J. Williams, N. Bergmann, An ILP formulation for architectural synthesis and application mapping on FGPA-based hybrid multi-processor SoC, in: Proceedings of the International Conference on Field Programmable Logic and Applications, Heidelberg, Germany, September 2008, pp. 451-454.
[8]
M. Ruggiero, A. Guerri, D. Bertozzi, F. Poletti, M. Milano, Communication-aware allocation and scheduling framework for stream-oriented multi-processor systems-on-chip, in: Proceedings of the Design Automation and Test in Europe, Munich, Germany, vol. 1, March 2006, p. 6.
[9]
A. Jerraya, W. Wolf, Multiprocessor Systems-on-Chips, Morgan Kaufmann, 2005.
[10]
S. Kumar et al., A network on chip architecture and design methodology, in: Proceedings of the IEEE Computer Society Annual Symposium on VLSI(ISVLSI'02), Pittsburgh, PA, April 2002, pp. 105-112.
[11]
L. Shang, L. Peh, N. Jha, Dynamic voltage scaling with links for power optimization of interconnection network, in: Proceedings of the International Symposium on High Performance Computer Architecture, Anaheim, CA, February 2003, pp. 91-102.
[12]
H. Wang, L. Peh, S. Malik, Power-driven design of router microarchitectures in on-chip network, in: Proceedings of the International Symposium on Microarchitecture, San Diego, CA, December 2003, p. 105.
[13]
W. Wolf, High-Performance Embedded Computing, Morgan Kaufmann, 2007.
[14]
A. Pastrnak, P. With, S. Stuijk, J. Meerbergen, Parallel implementation of arbitrary-shaped MPEG-4 decoder for multiprocessor systems, in: Proceedings of the Visual Communication Image Process, San Jose, CA, vol. 6077, January 2006, pp. 526-535.
[15]
S. Bhattacharyya, P. Murthy, E. LEE, Software Synthesis from Dataflow Graphs, Kluwer Academic Publishers, 1996.
[16]
T. Ye, L. Benini, G. De Micheli, Analysis of power consumption on switch fabrics in network routers, in: Proceedings of the ACM/IEEE Design Automation Conference, New Orleans, LA, June 2002, pp. 524-529.
[17]
2D Fast Wavelet Transform Library for Image Processing, The Code Project. <http://www.codeproject.com>.
[18]
Mpeg3Play (Release 0.9.6). MP3' Tech. <http://www.mp3-tech.org/programmer/decoding.html>.
[19]
H.264/AVC Software Coordination, Fraunhofer, Institut Nachrichtentechnik Heinrich-Hertz-Institut. <http://iphome.hhi.de/suehring/tml>.
[20]
Motion JPEG decoder Application. JPEG Committee, Standardized in ISO/IEC IS 10918-1/2. <http://www.jpeg.org>.
[21]
A. Ammari, H. Harbegue, A. Jemai, K. Smiri, Platform based design for a multimedia motion JPEG decoder case study, in: Proceedings of the International Conference Design and Technology of Integrated Systems in Nanoscale Era, Tozeur, Tunisia, March 2008, pp. 1-6.
[22]
MP3 Mapped on NoC-based MPSoC, Pool of Performance Analysis Problems, Workshop on Distributed Embedded Systems. <http://www.tik.ee.ethz.ch/~leiden05/index2.html>.
[23]
Synopsys Inc., PrimeTime*** User Guide, Version X-2005.06, June 2005.
[24]
Synopsys, Design Compiler*** User Guide, Version Y-2006.06, December 2006.
Recommendations
Design of AXI bus based MPSoC on FPGA
ASID'09: Proceedings of the 3rd international conference on Anti-Counterfeiting, security, and identification in communicationWhile the computational core is becoming faster and faster, the communication efficiency between the processors has become a bottleneck which limits the performance of multiprocessor system-on-chip (MPSoC). This paper focuses on design and ...
Implementing an interconnection network based on crossbar topology for parallel applications in MPSoC
ICCSA'13: Proceedings of the 13th international conference on Computational Science and Its Applications - Volume 1Multi-Processor System on Chip (MPSoC) offers a set of processors, embedded in one single chip. A parallel application can, then, be scheduled to each processor, in order to accelerate its execution. One problem in MPSoCs is the communication between ...
Transaction level model simulator for NoC-based MPSoC platform
IMCAS'07: Proceedings of the 6th WSEAS International Conference on Instrumentation, Measurement, Circuits and SystemsNetwork-on-Chip (NoC) based Multi-Processor System-on-Chip (MPSoC) architecture is a promising SoC design solution, offering high computational power with lots of flexibilities. However, finding the optimal MPSoC architecture configuration remains an ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © © 2010.
Publisher
Elsevier North-Holland, Inc.
United States
Publication History
Published: 01 July 2010
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 08 Mar 2025