Evaluation and analysis of an on-line error detection monitoring technique
Pages 261 - 273
Abstract
A previously proposed technique for on-line monitoring of program control flow is extensively evaluated in the paper. This technique, which employs an external monitor, is briefly described. The performance evaluation was carried out in a specially designed simulation environment that can inject artificial faults according to the single bit-flip model. The faults were injected in the processor itself, on the bus lines and in the memory. An evaluation study was conducted with a representative benchmark program. First, the memory overhead and execution time overhead of the monitored program were obtained. Then, typical performance indicators such as error detection and latency were presented for the different fault categories itemized by the location and means of detection. The results thoroughly discussed in this paper show that the technique is able to detect a high percentage of the injected faults manifested as control flow errors with an acceptable time and memory overhead.
References
[1]
Bahramnejad, S. and Zarandi, H.R., Mitigation of soft errors in SRAM-based FPGAs using CAD tools. Comput Electr Eng. v37 i6. 1019-1031.
[2]
Ozturk, O., Improving chip multiprocessor reliability through code replication. Comput Electr Eng. v36 i3. 480-490.
[3]
Li, A. and Hong, B., Software implemented transient fault detection in space computer. Aerosp Sci Technol. v11 i2-3. 245-252.
[4]
Maizik I. Concurrent error detection in multiprocessor systems using watchdog processors. Ph.D. Thesis. Budapest University; November, 1996.
[5]
Avizienis A, Laprie J, Randell B. Fundamental concepts of dependability. LAAS-CNRS. Technical, report N01145; April, 2001.
[6]
Gunneflo U, Karlsson J, Torin J. Evaluation of error detection schemes using fault injection by heavy-ion radiation. In: Proceedings of the 19th international symposium on fault-tolerant, computing; June 1989. p. 340-7.
[7]
Nicolescu B, Velazco R. Detecting soft errors by a purely software approach: method, tools and experimental results. In: Proceedings of design, automation and test in Europe conference and exhibition, Munich, Germany; March 2003. p. 57-62.
[8]
Bagchi S, Kalbarczyk Z, Iyer R, Levendel Y. Design and evaluation of preemptive control signature (PECOS) checking. IEEE Trans Comput; 2003.
[9]
Goloubeva O, Rebaudengo M, Sonza Reorda M, Violante M. Soft-error detection using control flow assertions. In: Proceedings of the 18th IEEE international symposium on defect and fault tolerance in VLSI systems, Boston, MA, USA; November 2003. p. 581-8.
[10]
Li, A. and Hong, B., On-line control flow error detection using relationship signatures among basic blocks. Comput Electr Eng. v36 i1. 132-141.
[11]
Oh, N., Shirvani, P.P. and McCluskey, E.J., Control flow checking by software signatures. IEEE Trans Reliab. v51 i2. 111-122.
[12]
Farazmand N, Fazeli M, Miremadi SG. FEDC: control flow error detection and correction for embedded systems without program interruption. In: Proceedings of the third international conference on availability, reliability and security, Barcelona, Spain; March 2008. p. 33-8.
[13]
Ragel R, Parameswaran S. Hardware assisted preemptive control flow checking for embedded processors to improve reliability. In: Proceedings of the 4th international conference on hardware/software codesign and system synthesis, Seoul, South Korea; October 2006. p. 100-5.
[14]
Bernardi P, Bolzani L, Rebaudengo M, Reorda MS, Vargas F, Violante M. On-line detection of control-flow errors in SOCs by means of an infrastructure IP core. In: Proceedings of international conference on dependable systems and networks (DSN'05), Yokohama, Japan; June 2005. p. 50-8.
[15]
Ottavi M, Pontarelli S, Leandri A, Salsano A. Design and evaluation of a hardware on-line program-flow checker for embedded microcontrollers. In: Proceedings of 21st IEEE international symposium on defect and fault tolerance in VLSI systems, Arlington/Washington DC, USA; October 2006. p. 371-9.
[16]
Jafari-Nodoushan M, Miremadi SG, Ejlali A. Control-flow checking using branch instructions. In: Proceedings of IEEE/IFIP international conference on embedded and ubiquitous computing, Shanghai, China; December 2008. p. 66-72.
[17]
Rota F, Krishna S, Dutt S. Off-chip control flow checking of on-chip processor-cache instruction stream. In: Proceedings of the 21st IEEE international symposium on defect and fault-tolerance in VLSI systems, Arlington/Washington DC, USA; October 2006. p. 507-15.
[18]
Benso A, Di Carlo S, Di Natale G, Prinetto P. A watchdog processor to detect data and control flow errors. In: Proceedings of 9th IEEE international on-line testing symposium, Kos Island, Greece; July 2003. p. 144-8.
[19]
Mahmoud, A. and McCluskey, E.J., Concurrent error detection using watchdog processors - a survey. IEEE Trans Comput. v37 i2. 160-174.
[20]
Wilken, K. and Shen, J.P., Continuous signature monitoring: low-cost detection of program control errors. IEEE Trans Comput Aid Des Integr Circ Syst. v9 i6. 629-641.
[21]
Elahresh M, Djordjevic J, Tomasevic M, Aleksic M. An improved on-line monitoring technique for a fault-tolerant computing node. In: Proceedings of Canadian conference on electrical and computer engineering, Niagara Falls, Canada; May 2004. p. 1553-6.
[22]
Punt M, Djordjevic J, Tomasevic M. A simulation environment for the on-line monitoring of a fault tolerant flight control computer. In: Proceedings of first IEEE Eastern European conference on the engineering of computer based systems, Novi Sad, Serbia; September 2009. p. 100-9.
[23]
Graovac, S., Automatic guidance of the objects in space, academic mind, faculty of electrical engineering. 2005. University of Belgrade.
[24]
Benso, A. and Prinetto, P., Fault injection techniques and tools for embedded systems reliability evaluation. 2003. Kluwer Academic Publishers.
[25]
Chen, Y., Concurrent detection of control flow errors by hybrid signature monitoring. IEEE Trans Comput. v54 i10. 1298-1313.
- Evaluation and analysis of an on-line error detection monitoring technique
Recommendations
Evaluation of a Software-Based Error Detection Technique by RT-Level Fault Injection
DELTA '06: Proceedings of the Third IEEE International Workshop on Electronic Design, Test and ApplicationsThis paper discusses the efficiency of a software hardening technique when transient faults occur in the processor elements. Faults are injected in the RT-Level model of the processor, thus providing a more comprehensive view of the robustness compared ...
Dependability evaluation using hybrid fault/error injection
IPDS '95: Proceedings of the International Computer Performance and Dependability Symposium on Computer Performance and Dependability SymposiumAbstract: This paper presents a new hybrid fault/error injection technique which overcomes the limitations of both software-based and hardware-based approaches. The logic for the hardware fault unit injection circuitry is implemented using field ...
Evaluation of integrated system-level checks for on-line error detection
IPDS '96: Proceedings of the 2nd International Computer Performance and Dependability Symposium (IPDS '96)This paper evaluates the capabilities of an integrated system level error detection technique using fault and error injection. This technique is comprised of two software level mechanisms for concurrent error detection, control flow checking using ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Elsevier Ltd © 2012.
Publisher
Pergamon Press, Inc.
United States
Publication History
Published: 01 February 2013
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 09 Jan 2025