High-radix addition and multiplication in the electron counting paradigm using single electron tunneling technology
Pages 447 - 456
Abstract
The Electron Counting (EC) paradigm was proved to be an efficient methodology for computing arithmetic operations in Single Electron Tunneling (SET) technology. In previous research EC based addition and multiplication have been implemented. However, the effective performance of these schemes is diminished by fabrication technology imposed practical limitations. To alleviate this problem high radix computation was suggested. In this paper we present a high radix EC addition scheme and a high radix EC multiplication scheme. For both arithmetic operations, we first briefly present the normal (non high radix) EC schemes. Second, we present the high radix schemes and explain their functionality. Third, we explain the implementation of the high radix schemes in details. Finally, we present simulation results and evaluate the schemes in terms of delay and area cost.
References
[1]
Waser, R., ed.: Nanoelectronics and Information Technology - Advanced Electronic Materials and Novel Devices. 1st edn. Wiley-VCH, Berlin (2003).
[2]
International Technology Roadmap for Semiconductors, 2003 Edition, Executive Summary. Downloadable from website http://public.itrs.net/Home.htm (2003).
[3]
Likharev, K.: Single-Electron Devices and Their Applications. Proceeding of the IEEE 87 (1999) 606-632.
[4]
Lageweg, C., Cotofana, S., Vassiliadis, S.: Static buffered set based logic gates. In: 2nd IEEE Conference on Nanotechnology (NANO). (2002) 491-494.
[5]
Cotofana, S., Lageweg, C., Vassiliadis, S.: On computing addition related arithmetic operations via controlled transport of charge. In: proceedings of 16th IEEE Symposium on Computer Arithmetic. (2003) 245-252.
[6]
Cotofana, S., Lageweg, C., Vassiliadis, S.: Addition Related Arithmetic Operations via Controlled Transport of Charge. IEEE Transactions of Computers 54 (2005) 243-256.
[7]
Wasshuber, C.: About Single-Electron Devices and Circuits. PhD thesis, TU Vienna (1998).
[8]
Ishibashi, K., Tsuya, D., Suzuki, M., Aoyagi, Y.: Fabrication of a Single-Electron Inverter in Multiwall Carbon Nanotubes. Applied Physics Letters 82 (2001) 3307-3309.
[9]
Lageweg, C., Cotofana, S., Vassiliadis, S.: A Linear Threshold Gate Implementation in Single Electron Technology. In: IEEE Computer Society Workshop on VLSI. (2001) 93-98.
[10]
Meenderinck, C.: Single electron tunneling based arithmetic operations. Master's thesis, Delft University of Technology (2005).
[11]
(http://www.lybrary.com/simon/).
[12]
Likharev, K., Korotkov, A.: Ultradense Hybrid SET/FET Dynamic RAM: Feasibility of Background Charge Independent Room Temperature Single Electron Digital Circuits. In: Proceedings of the International Semiconductor Device Research Symposium, Charlottesville, Virginia (1995) 355-359.
[13]
Parhami, B.: Computer Arithmetic. Oxford University Press (2000).
[14]
Dadda, L.: Some schemes for parallel multipliers. Alta Frequenza 34 (1965) 349-356.
[15]
Meenderinck, C., Cotofana, S.D.: Computing periodic symmetric functions in single electron tunneling technology. In: Proceedings of International Semiconductor Conference (CAS). (2005) 47-50.
Recommendations
High Radix Addition Via Conditional Charge Transport in Single Electron Tunneling Technology
ASAP '05: Proceedings of the 2005 IEEE International Conference on Application-Specific Systems, Architecture ProcessorsThis paper investigates the implementation of high radix addition based on the Electron Counting logic design style in Single Electron Tunneling (SET) Technology. A previous proposal for such an adder assumed the presence of a conditional charge movement ...
Fast Multiplication Without Carry-Propagate Addition
Conventional schemes for fast multiplication accumulate the partial products in redundant form (carry-save or signed-digit) and convert the result to conventional representation in the last step. This step requires a carry-propagate adder which is ...
Single-Electron Transistor Based Implementation of NOT, Feynman, and Toffoli Gates
ISMVL '15: Proceedings of the 2015 IEEE 45th International Symposium on Multiple-Valued LogicNOT, Feynman, and Toffoli gates are the practical building blocks of reversible circuit synthesis techniques. NOT and Feynman gates are primitive quantum gates. Toffoli gates are macro-level gates and realized using various primitive quantum gates. In ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
Springer-Verlag
Berlin, Heidelberg
Publication History
Published: 17 July 2006
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 14 Dec 2024