An Adaptive Motion Estimation Architecture for H.264/AVC
Authors: 
Yang Song, Ali AkogluAuthors Info & Claims
Pages 161 - 179
Abstract
We introduce a variable block size motion estimation architecture that is adaptive to the full search (FS) and the three-step search (3SS) algorithms. Early termination, intensive data reuse, pipelined datapath with bit serial execution, and memory access management tailored to the search patterns of the FS and 3SS form key features of the architecture. The design was synthesized using Synopsys Design Compiler and 45nm standard cell library technology. The architecture sustains real-time CIF format with an operational frequency as low as 17.6MHz and consumes 1.98 mW at this clock rate. This architecture with its 500MHz peak operational frequency provides the end-user with the flexibility of choosing between video quality and throughput based on power consumption and processing speed constraints.
References
[1]
Rao, K.R., & Hwang, J.J. (1996). Techniques and standards for image, video, and audio coding. Upper Saddle River: Prentice Hall.
[2]
Wiegand, T., Sullivan, G.J., Bjontegaard, G., Luthra, A. (2003). Overview of the H.264/AVC video coding standard. IEEE Transactions On Circuits and Systems for Video Technology, 13(7), 560---576.
[3]
Chen, T.C., Chien, S.Y., Huang, Y.W., Tsai, C.H., Chen, C.Y., Chen, T.W., Chen, L.G. (2006). Analysis and architecture design of an HDTV720p 30 frames/s H.264/AVC encoder. IEEE Transactions on Circuits and Systems for Video Technology, 16(6), 673---688.
[4]
Koga, T., Iinuma, K., Hirano, A., Iijima, Y., Ishiguro, T. (1981). Motion compensated interframe coding for video conferencing. In Proceedings national telecommunications conference (pp. G5.3.1---G5.3). New Orleans, LA.
[5]
Po, L.M., & Ma, W.C. (1996). A novel four-step search algorithm for fast block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 6(6), 313---317.
[6]
Liu, L.K., & Peig, E. (1996). A block-based gradient descent search algorithm for block motion estimation in video coding. IEEE Transactions on Circuits and Systems for Video Technology, 6(8), 419---423.
[7]
Zhu, S., & Ma, K.K. (2000). A new diamond search algorithm for fast block matching motion estimation. IEEE Transactions Image Processing, 9(2), 287---290.
[8]
Zhu, C., Lin, X., Chau, L.P. (2002). Hexagon-based search pattern for fast block motion estimation. IEEE Transactions on Circuits and Systems for Video Technology, 12(5), 349---355.
[9]
Tourapis, A.M., Au, O.C., Liou, M.L. (2001). Predictive motion vector field adaptive search technique (PMVFAST): Enhancing block-based motion estimation. In Proceedings of visual communications and image processing (VCIP '01), of Proceedings of SPIE (Vol. 4310, pp. 883---892). San Jose, USA.
[10]
Chen, Z., Xu, J., He, Y., Zheng, J. (2006). Fast integer-pel and fractional-pel motion estimation for H.264/AVC. Journal of Visual Communication and Image Representation, 17(2), 264---290.
[11]
Tourapis, A.M. (2002). Enhanced predictive zonal search for single and multiple frame motion estimation. In Proceedings of Viual Communications and Image Processing (VCIP `02), of Proceedings of SPIE (Vol. 4671, pp. 1069---1079). San Jose, USA.
[12]
CCITT Study Group XV, Working Party XV/4, Specialists group on coding for visual telephony (1989). Description of Reference Model 8 (RM8), Doc. 525.
[13]
ISO/IEC CD 11172-2 (MPEG-1 Video) (1993). Information technology-coding of moving pictures and associated audio for digital storage media at up to about 1.5 Mbits/s: Video.
[14]
Song, Y., & Akoglu, A. (2011). Bit-by-Bit pipelined and hybrid-grained 2D architecture for motion estimation of H.264/AVC. Journal of Signal Processing Systems, online first
[15]
Yap, S.Y., & McCanny, J.V. (2004). A VLSI architecture for variable block size video motion estimation. IEEE Transactions on Circuits and Systems for Video Technology II: Express Briefs, 51(7), 384---389.
[16]
Celebi, A., & Erturk, S. (2010). Bit plane matching based variable block size motion estimation method and its hardware architecture. IEEE Transactions on Consumer Electronics, 56(3), 1625---1633.
[17]
Zhang, L., & Wen, G. (2007). Reusable architecture and complexity-controllable algorithm for the integer/fractional motion estimation of H.264. IEEE Transactions on Consumer Electronics, 53(2), 749---756.
[18]
Lee, J., Vijaykrishnan, N., Irwin, M.J., Wolf, W. (2006). An efficient architecture for motion estimation and compensation in the transform domain. IEEE Transactions on Circuits and Systems for Video Technology, 16(2), 191---201.
[19]
Cheng, H.W., & Dung, L.R. (2005). A content-based methodology for power-aware motion estimation architecture. IEEE Transactions on Circuits and Systems for Video Technology II: Express Briefs, 52(10), 631---635.
[20]
Tuan, J.C., Chang, T.S., Jen, C.W. (2002). On the data reuse and memory bandwidth analysis for full-search block-matching VLSI architecture. IEEE Transactions on Circuits and Systems for Video Technology, 12(1), 61---72.
[21]
Ou, C.-M., Le, C.-F., Hwang, W.-J. (2005). An efficient VLSI architecture for H.264 variable block size motion estimation. IEEE Transaction on Consumer Electronics, 51(4), 1291---1299.
[22]
Kim, M., Hwang, I., Chae, S.I. (2005). A fast VLSI architecture for full-search variable block size motion estimation in MPEG-4 AVC/H.264. In Proceedings of design automation conference (DAC), Asia and South Pacific (ASP) (Vol. 1, pp. 631---634).
[23]
Etoh, M., & Yoshimura, T. (2005). Advances in wireless video delivery. In Proceedings IEEE (Vol. 93, no. 1, pp. 111---122).
[24]
Su, C.-L., & Jen, C.-W. (2000). Motion estimation using on-line arithmetic. In IEEE international symposium on circuits and systems (Vol. 1). Switzerland.
[25]
Olivares, J., Hormigo, J., Villalba, J., Benavides, I., Zapata, E.L. (2006). SAD computation based on online arithmetic for motion estimation. Microprocessors and Microsystems, 30(5), 250---258.
[26]
Li, B.M.H., & Leong, P.H.W. (2008). Serial and parallel FPGA-based variable block size motion estimation processors. Journal of VLSI Signal Processing, 51(1), 77---98.
[27]
Vanne, J., Aho, E., Kuusilinna, K., Hamalainen, T.D. (2009). A configurable motion estimation architecture for block-matching algorithms. IEEE Transactions on Circuits and Systems for Video Technology, 19(4), 466---476.
[28]
Jung, S.T., & Lee, S.S. (2004). A 4-way pipelined processing architecture for three-step search block-matching motion estimation. IEEE Transactions on Consumer Electronics, 50(2), 674---681.
[29]
Jong, H.M., Chen, L.G., Chiueh, T.D. (1994). Parallel architectures for 3-step hierarchical search block-matching algorithm. IEEE Transactions on Circuits and Systems for Video Technology, 4(4), 407---416.
[30]
Chen, T.H. (1998). A cost-effective three-step hierarchical search block-matching chip for motion estimation. IEEE Journal of Solid-State Circuits, 33(8), 1253---1258.
[31]
Zhang, X.D., & Tsui, C.Y. (1997). An efficient and reconfigurable Vlsi architecture for different block matching motion estimation algorithms. In IEEE international conference on acoustics, speech, and signal processing (ICASSP) (Vol. 1, pp. 603---606). Munich, Germany.
[32]
Chen, T.C., Chen, Y.H., Tsai, S.F., Chien, S.Y., Chen, L.G. (2007). Fast algorithm and architecture design of low-power integer motion estimation for H.264/AVC. IEEE Transactions on Circuits and Systems for Video Technology, 17(5), 568---577.
[33]
Saponara, S., & Fanucci, L. (2004). Data-adaptive motion estimation algorithm and VLSI architecture design for low-power video systems. IEE Proceedings Computers and Digital Techniques, 151(1), 51---59.
[34]
Chao, W.M., Hsu, C.W., Chang, Y.C., Chen, L.G. (2002). A novel hybrid motion estimator supporting diamond search and fast full search. In Proceedings IEEE international symposium on circuits and systems (Vol. 2, pp. 492---495). Phoenix-Scottsdale, AZ.
[35]
Avizienis, A. (1961). Signed-digit number representations for fast parallel arithmetic. IRE Transactions Electornic Computers, EC-10(9), 389---400.
[36]
Mudge, T. (2001). Power: a first-class architectural design constraint. Computer, 34(4), 52---58.
Recommendations
High-Efficiency VLSI Architecture Design for Motion-Estimation in H.264/AVC
This paper proposes a flexible VLSI architecture design for motion estimation in H.264/AVC using a high-efficiency variable block-size decision (VBSD) approach. The proposed VBSD approach can perform a full motion search on integrating the 4 × 4 block ...
A pipelined hardware architecture for motion estimation of H.264/AVC
ACSAC'05: Proceedings of the 10th Asia-Pacific conference on Advances in Computer Systems ArchitectureThe variable block size motion estimation (VBSME) presented in the video coding standard H.264/AVC significantly improves coding efficiency, but it requires much more considerable computational complexity than motion estimation using fixed macroblocks. ...
Level-set-based motion estimation algorithm for multiple reference frame motion estimation
Motion estimation (ME) has a variety of applications in image processing, pattern recognition, target tracking, and video compression. In modern video compression standards such as H.264/AVC and HEVC, multiple reference frame ME (MRFME) is adopted to ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Copyright © 2013 Springer Science+Business Media New York.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 November 2013
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 20 Jan 2025