Time-variant analysis and design of a power efficient ISM-band quadrature receiver
Pages 11 - 20
Abstract
In this work a 2.2 GHz quadrature receiver front-end suitable for low-power applications is presented. The low-noise amplifier, the mixer and the voltage-controlled oscillator are merged into a single stage, making the circuit capable of extreme current reuse while keeping it still functional at low supply voltage. A careful linear time-variant analysis is proven to be necessary to accurately predict the conversion gain and the bandwidth of the downconverter. A prototype, implemented in a 90 nm CMOS technology, validates the theoretical analysis, showing 27 dB of downconversion gain over a 14 MHz base-band bandwidth; the noise figure is 13 dB with a flicker corner frequency of 200 kHz; the input-referred 1 dB compression point is 23.7 dBm. The circuit draws only 1.3 mA from a 1.0 V supply.
References
[1]
Cook, B. W., Lanzisera, S., & Pister, K. S. J. (2006). SoC issues for RF smart dust. Proceedings of the IEEE, 94 (6), 1177-1196.
[2]
Rabaey, J., Ammer, J., Otis, B., Burghardt, F., Chee, Y. H., Pletcher, N., Sheets, M., & Qin, H. (2006). Ultra-low-power design. IEEE Circuits and Devices Magazine, 22 (4), 23-29.
[3]
Ghanevati, M., & Daryoush, A. S. (2001). A low-power-consuming SOM for wireless communications. IEEE Transactions on Microwave Theory and Techniques, 47 (7), 1348-1351.
[4]
Paek, J.-S., & Hong, S. (2009). A 1.83 GHz 28.5 dBm CMOS power up-mixer. IEEE Microwave and Wireless Components Letters, 19 (6), 389-392.
[5]
Liscidini, A., Mazzanti, A., Tonietto, R., Vandi, L., Andreani, P., & Castello, R. (2006). Single-stage low-power quadrature RF receiver front-end: The LMV cell. IEEE Journal of Solid-State Circuits, 41 (12), 2832-2841.
[6]
Rossi, P., Svelto, F., Mazzanti, A., & Andreani, P. (2005). Reduced impact of induced gate noise on inductively degenerated LNAs in deep submicron CMOS technologies. Analog Integrated Circuits and Signal Processing, 42 , 31-36.
[7]
Andreani, P., & Fard, A. (2006). More on the 1/f 2 phase noise performance of CMOS differential-pair LC-tank oscillators. IEEE Journal of Solid-State Circuits, 41 (12), 2703-2712.
[8]
Liscidini, A., Tedeschi, M., & Castello, R. (2008). A 2.4 GHz 3.6 mW 0.35 mm 2 quadrature front-end RX for ZigBee and WPAN applications. In IEEE international solid-state circuits conference 2008, digest of technical papers , Feb., 2008, pp. 370-371.
[9]
Liscidini, A., Tedeschi, M., & Castello, R. (2008). A 0.23 mm 2 free coil ZigBee receiver based on a bond-wire self-oscillating mixer. Proceedings of the IEEE 34th European solid-state circuits conference , Sep., 2008, pp. 430-433.
[10]
Cheng, K.-W., Natarajan, K., & Allstot, D. (2009). A 7.2 mW quadrature GPS receiver in 0.13 µm CMOS. In IEEE international solid-state circuits conference 2009, digest of technical papers , Feb., 2009, pp. 422-423.
[11]
Gao, W., Jiao, C., Liu, T., & Yu, Z. (2006). Scalable compact circuit model for differential spiral transformers in CMOS RFICs. IEEE Transactions on Electron Devices, 53 (9), 2187-2194.
[12]
Kim, H.-R., Cha, C.-Y., Oh, S.-M., Yang, M.-S., & Lee, S.-G. (2004). A very low-power quadrature VCO with back-gate coupling. IEEE Journal of Solid-State Circuits, 39 (6), 952-955.
[13]
Zadeh, L. A. (1950). Frequency analysis of variable networks. Proceedings of the IRE, 38 , 291-299.
[14]
Ström, T., & Signell, S. (1977). Analysis of periodically switched linear circuits. IEEE Transactions on Circuits and Systems, CAS- 24 (10), 531-541.
[15]
Järvinen, J. A. M., Kaukovuori, J., Ryynänen, J., Jussila, J., Kivekäs, K., Honkanen, M., & Halonen, K. A. I. (2005). 2.4-GHz receiver for sensor applications. IEEE Journal of Solid-State Circuits, 40 (7), 1426-1433.
[16]
Song, T., Oh, H.-S., Yoon, E., & Hong, S. (2007). A low-power 2.4-GHz current-reused receiver front-end and frequency source for wireless sensor network. IEEE Journal of Solid-State Circuits, 42 (5), 1012-1022.
[17]
Stanic, N., Balankutty, A., Kinget, P. R., & Tsividis, Y. (2008). A 2.4-GHz ISM-band sliding-IF receiver with a 0.5-V supply. IEEE Journal of Solid-State Circuits, 43 (5), 1138-1145.
- Time-variant analysis and design of a power efficient ISM-band quadrature receiver
Recommendations
An 8-bit 19MS/s low-power 0.35µm CMOS pipelined ADC for DVB-H
This paper proposes an 8b 19MHz CMOS pipelined analog-to-digital converter (ADC) for DVB-H. In order to reduce the power consumption a combination of techniques has been used, such as op-amp sharing, low-power amplifiers with gain boosting and an ...
A Low-Voltage and Low-Power 3-GHz CMOS LC VCO for S-Band Wireless Applications
A fully integrated 0.18- $$\upmu \hbox {m}$$ μ m CMOS LC-tank voltage-controlled oscillator (VCO) suitable for low-voltage and low-power S-band wireless applications is proposed in this paper. In order to meet the requirement of low voltage applications, a differential ...
A low power direct conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise
A low power direct-conversion receiver RF front-end with high in-band IIP2/IIP3 and low 1/f noise is presented. The front-end includes the differential low noise amplifier, the down-conversion mixer, the LO buffer, the IF buffer and the bandgap ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Copyright © Copyright © 2011 Springer Science+Business Media, LLC.
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 April 2011
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 11 Jan 2025