A 13.73 ns Input Time Range TDA Design Based on Adjustable Current Sources Using 40-nm CMOS Process
Authors: 
Chua-Chin Wang, Oliver Lexter July A. Jose, Li Lin, Lean Karlo S. Tolentino, Ralph Gerard B. Sangalang, Anela L. SalvadorAuthors Info & Claims
Pages 3376 - 3395
Abstract
This study presents a time-difference amplifier (TDA) based on adjustable current sources. The proposed amplifier uses a phase detection circuit, delay element, and current source architecture for time-difference (i.e., delay) amplification. It includes a reset circuit that prevents the capacitors in the current sources from charging and discharging simultaneously. In addition, an adjustable current source control increases the range of input time difference. The TDA design is implemented in TSMC 40-nm technology with µm overall chip area and µm core area. The TDA achieves the widest time-difference input range of ± 13,730 ps, less than 4% gain error, the lowest supply voltage, and the highest FOM compared to prior TDAs.
References
[1]
Abas AM, Bystrov A, Kinniment DJ, Maevsky OV, Russell G, and Yakovlev AV Time difference amplifier Electron. Lett. 2002 38 23 1437-1437
[2]
A. Avilala, S. Reddy, D.S. Kamarajugadda, S. Sampath, P. Suresh, C.-C. Wang, High resolution time-to-digital converter design with anti-PVT-variation mechanism, in Proceedings of the 2021 IEEE 4th International Conference on Electronics Technology (ICET), pp. 452–455 (2021).
[3]
Dehlaghi B, Magierowski S, and Belostotski L Highly-linear time-difference amplifier with low sensitivity to process variations Electron. Lett. 2011 47 13 743-745
[4]
S. M. Golzan, J. Sobhi, Z. D. Koozehkanani, An open-loop time amplifier with zero-gain delay in output for coarse-fine time to digital converters, in Proceedings of the 2021 29th Iranian Conference on Electrical Engineering (ICEE), pp. 139–142 (2021).
[5]
S. Henzler, Time-to-Digital Converter, Springer Series in Advanced Microelectronics, vol. 29 (2010).
[6]
S.-J. Kim, S.-H. Cho, A variation tolerent reconfigurable time difference amplifier, in Proceedings of the 2009 International SoC Design Conference (ISOCC), pp. 301–304 (2009).
[7]
H.-J. Kwon, J.-S. Lee, J.-Y. Sim, H.-J. Park, A high-gain wide-input-range time amplifier with an open-loop architecture and a gain equal to current bias ratio, in Proceedings of the 2021 IEEE Asian Solid-State Circuits Conference 2011, pp. 325–328 (2011).
[8]
Lee CF and Mok PKT A monolithic current-mode CMOS DC-DC converter with on-chip current-sensing technique IEEE J. Solid-State Circuits 2004 39 1 3-14
[9]
Lee J, Lee S, Song Y, and Nam S High gain and wide range time amplifier using inverter delay chain in SR latches IEICE Trans. Electron. 2009 92 12 1548-1550
[10]
M. Lee, A.A. Abidi, A 9b, 1.25ps resolution coarse-fine time-to-digital converter in 90nm CMOS that amplifies a time residue, in Proceedings of the 2007 IEEE Symposium on VLSI Circuits, pp. 168–169 (2007).
[11]
A. Mamba, M. Sasaki, Tiny two-stage 1-GHz time-difference amplifier without input time-difference limitation and extreme points, in Proceedings of the 2020 27th IEEE international conference on electronics, circuits and systems (ICECS), pp. 1–4 (2020).
[12]
H. Molaei, A. Khorami, K. Hajsadeghi, A wide dynamic range low power 2 time amplifier using current subtraction scheme, in Proceedings of the 2016 IEEE international symposium on circuits and systems (ISCAS), pp. 462–465 (2016).
[13]
T. Nakura, S. Mandai, M. Ikeda, K. Asada, Time difference amplifier using closed-loop gain control, in Proceedings of the 2009 Symposium on VLSI Circuits, pp. 208–209 (2009)
[14]
R. Sapawi, R.L.S Chee, S.K Sahari, N. Julai, Performance of CMOS Schmitt Trigger, in 2008 International Conference on Computer and Communication Engineering, pp. 1317–1320 (2008).
[15]
H. Sebak, M. Rashdan, E.-S. Hasaneen, Gain and linearity trade-off in time-difference amplifier design, in Proceedings of the 2016 33rd National Radio Science Conference (NRSC), pp. 406–414 (2016).
[16]
C.-C. Wang, K.-Y. Chao, S. Sampath, P. Suresh, Anti-PVT-variation low-power time-to-digital converter design using 90-nm CMOS process. IEEE Trans. Very Large Scale Integr. (VLSI) Syst. 28(9), 2069–2073 (2020).
[17]
W. Wu, R.J. Baker, P. Bikkina, F. Garcia, E. Mikkola, A linear high gain time difference amplifier using feedback gain control, in Proceedings of the 2016 IEEE Dallas Circuits and Systems Conference (DCAS), pp. 1–4 (2016).
[18]
Yi S-C An 8-bit current-steering digital to analog converter AEU-Int. J. Electron. Commun. 2012 66 5 433-437
[19]
J.-H. Yu, M.-K. Park, S.-W. Kim, A 2ps minimum-resolution, wide-input-range time-to-digital converter for the time-of-flight measurement using cyclic technique and time amplifier, in Proceedings of the 2016 IEEE International Conference on Consumer Electronics (ICCE), pp. 151–152 (2016).
[20]
S. Ziabakhsh, G. Gagnon, G.W. Roberts, An all-digital high-resolution programmable time-difference amplifier based on time latch, in Proceedings of the 2018 IEEE International Symposium on Circuits and Systems (ISCAS), pp. 1–5 (2018).
Recommendations
A highly-linear, sub-mW LNA at 2.4 GHz in 40 nm CMOS process
AbstractThis paper focuses on designing low-power, low-noise amplifiers (LNA) performances. Different LNA topologies operating with sub-mW power consumption at 2.4 GHz have been implemented in a commercial 40 nm CMOS process. The LNA1 (cascode ...
Highlights- LNA topologies of sub-mW power at 2.4 GHz were designed in a 40 nm CMOS process.
A power-efficient 14.8-GHz CMOS programmable frequency divider with quadrature outputs in 40-nm CMOS process
This paper presents a power-efficient CMOS frequency divider (FD) with wide-band programmable division ratio and quadrature outputs for high-speed data transmission applications. The proposed FD consists of a power-efficient programmable divider (PD), a ...
A 190 GHz VCO with Transformer-Based Push---Push Frequency Doubler in 40 nm CMOS
A 190 GHz voltage-controlled oscillator (VCO) with transformer-based push---push frequency doubler in 40 nm CMOS is presented. The layout optimization reduces the parasitics of the transistors. To achieve high output power at a target operating ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
© The Author(s), under exclusive licence to Springer Science+Business Media, LLC, part of Springer Nature 2024. Springer Nature or its licensor (e.g. a society or other partner) holds exclusive rights to this article under a publishing agreement with the author(s) or other rightsholder(s); author self-archiving of the accepted manuscript version of this article is solely governed by the terms of such publishing agreement and applicable law.
Publisher
Birkhauser Boston Inc.
United States
Publication History
Published: 22 March 2024
Accepted: 06 December 2023
Revision received: 05 December 2023
Received: 01 April 2023
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 06 Jan 2025