Evaluating the Benefits of Communication Coprocessors
Pages 236 - 256
Abstract
Communication coprocessors (CCPs) have become commonplace in modern MPPs and networks of workstations. These coprocessors provide dedicated hardware support for fast communication. In this paper we study how to exploit the capabilities of CCPs for executing user-level message handlers. We show, in the context of Active Messages and Split-C, that we can move message-handling code to the coprocessor, thus freeing the main processor for computational work. We address the important issues that arise, such as synchronization, and the limited computational power and flexibility of CCPs. We have implemented coprocessor versions of both Active Messages and Split-C. These implementations, developed on the Meiko CS-2, provide us with an excellent experimental platform to evaluate the benefits of a communication coprocessor architecture. Our experimental results show that the coprocessor version of Split-C is more responsive than the version which executes all message handlers on the main processor. This is despite the fact that some communication primitives are slower since the coprocessor on the Meiko CS-2 computes much slower. Overall, the performance on large Split-C applications is better because the coprocessor reacts faster and offloads the main processor, which does not need to poll or process interrupts.
References
[1]
R. Arpaci, D. E. Culler, A. Krishnamurthy, S. C. Steinberg, K. Yelick, Empirical evaluation of the CRAY-T3D: a compiler perspective, Proceedings the Annual International Symposium on Computer Architecture, May 1995
[2]
M. A. Blumrich, K. Li, R. Alpert, C. Dubnicki, E. W. Felten, Virtual memory mapped network interface for the SHRIMP multicomputer, Proc. of the 21st International Symposium on Computer Architecture, April 1994
[3]
E. A. Brewer, F. T. Chong, L. T. Liu, S. D. Sharma, J. Kubiatowicz, Remote queues: exposing message queues for optimization and atomicity, 7th Annual Symposium on Parallel Algorithms and Architectures, July 1995
[4]
U. Bruening, W. K. Giloi, W. Schroeder-Preikschat, Latency hiding in message-passing architectures, Eighth International Parallel Processing Symposium, April 1994
[5]
C.-C. Chang, C. Grzegorz, T. von Eicken, Cornell University, 1995.
[6]
D. E. Culler, A. Dusseau, S. C. Golstein, A. Krishnamurthy, S. Lumetta, T. von Eicken, K. Yelick, Parallel programming in split-C, Proc. of Supercomputing, November 1993
[7]
D. E. Culler, S. C. Goldstein, K. E. Schauser, T. von Eicken, Empirical study of dataflow languages on the CM-5, Proc. of the Dataflow Workshop, 19th International Symposium on Computer Architecture, Gold Coast, Australia, May 1992
[8]
D.E. Culler, S.C. Goldstein, K.E. Schauser, T. von Eicken, TAM¿A compiler controlled threaded abstract machine, J. Parallel Distrib. Comput., 18 (1993).
[9]
W. Groscup, The intel paragon XP/S supercomputer, Proc. of Fifth ECMWF Workshop on the Use of Parallel Processors in Meteorology, November 1992
[10]
K. Hayashi, T. Doi, T. Horie, Y. Koyanagi, AP100+: architectural support of PUT/GET interface for parallelizing compiler, ASPLOS-VI, October 1994
[11]
M. Homewood, M. McLaren, Meiko CS-2 interconnect elan-elite design, Proc. of Hot Interconnects, August 1993
[12]
V. Karamcheti, A. Chien, A comparison of architectural support for messaging on the TMC CM-5 and the cray T3D, Proceedings the Annual International Symposium on Computer Architecture, May 1995
[13]
A. Krishnamurthy, J. Neefe, R. Wang, U.C. Berkeley, 1995.
[14]
A. Krishnamurthy, K. E. Schauser, C. J. Scheiman, R. Y. Wang, D. E. Culler, K. Yelick, Evaluation of architectural support for global address-based communication in large-scale parallel machines, 7th International Conference on Architectural Support for Programming Languages and Operating Systems, October 1996
[15]
J. Kuskin, D. Ofelt, M. Heinrich, J. Heinlein, R. Simoni, K. Gharachorloo, J. Chapin, D. Nakahira, J. Baxter, M. Horowitz, A. Gupta, M. Rosenblum, J. Hennessy, The stanford FLASH multi- processor, Proc. of the 21st International Symposium on Computer Architecture, April 1994
[16]
L. T. Liu, D. E. Culler, Evaluation of the intel paragon on active message communication, Proceedings of Intel Supercomputer Users Group Conference, April 1995
[17]
R. Martin, L.T. Liu, V. Makhija, D.E. Culler, 1995.
[18]
R. P. Martin, HPAM: an active message layer for a network of HP workstations, Proc. of Hot Interconnects II, August 1994
[19]
R. S. Nikhil, G. M. Papadopoulos, Arvind, *T: a multithreaded massively parallel architecture, Proc. 19th. Annual International Symp. on Computer Architecture, May 1992
[20]
S. Pakin, M. Lauria, A. Chien, High performance messaging on workstations: Illinois fast messages (FM) for Myrinet, Supercomputing, December 1995
[21]
S. K. Reinhardt, J. R. Larus, D. A. Wood, Tempest and Typhoon: user-level shared memory, Proceedings the 21st Annual International Symposium on Computer Architecture, April 1994
[22]
K. E. Schauser, C. J. Scheiman, Experience with active messages on the Meiko CS-2, 9th International Parallel Processing Symposium, April 1995
[23]
K. E. Schauser, C. J. Scheiman, J. M. Ferguson, P. Z. Kolano, Exploiting the capabilities of communication coprocessors, 10th International Parallel Processing Symposium, April 1996
[24]
C.B. Stunkel, D.G. Shea, B. Abali, M. Atkins, C.A. Bender, D.G. Grice, P.H. Hochschild, D.J. Joseph, B.J. Nathanson, R.A. Swetz, R.F. Stucke, M. Tsao, P.R. Varker, The SP2 communication subsystem, technical report (1994).
[25]
L.W. Tucker, A. Mainwaring, CMMD: active messages on the CM-5, Parallel Comput., 20 (1994).
[26]
T. von Eicken, V. Avula, A. Basu, V. Buch, Low-latency communication over ATM networks using active messages, Proc. of Hot Interconnects II, August 1994
[27]
T. von Eicken, A. Basu, V. Buch, W. Vogels, U-net: a user-level network interface for parallel and distributed computing, Proc. Symposium on Operating Systems Principles, 1995
[28]
T. von Eicken, D. E. Culler, S. C. Goldstein, K. E. Schauser, Active messages: a mechanism for integrated communication and computation, Proc. of the 19th International Symposium on Computer Architecture, May 1992
Index Terms
- Evaluating the Benefits of Communication Coprocessors
Recommendations
Exploiting the Capabilities of Communications Co-Processors
IPPS '96: Proceedings of the 10th International Parallel Processing SymposiumCommunications coprocessors (CCPs) have become commonplace in modern massively parallel processors (MPPs) and networks of workstations. These coprocessors provide dedicated hardware support for fast communication. In this paper, we study how to exploit ...
Profiling a parallel language based on fine-grained communication
Supercomputing '96: Proceedings of the 1996 ACM/IEEE conference on SupercomputingFine tuning the performance of large parallel programs is a very difficult task. A profiling tool can provide detailed insight into the utilization and communication of the different processors, which helps identify performance bottlenecks. In this ...
The deep computing messaging framework: generalized scalable message passing on the blue gene/P supercomputer
ICS '08: Proceedings of the 22nd annual international conference on SupercomputingWe present the architecture of the Deep Computing Messaging Framework (DCMF), a message passing runtime designed for the Blue Gene/P machine and other HPC architectures. DCMF has been designed to easily support several programming paradigms such as the ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
May 1999
149 pages
Copyright © Academic Press.
Publisher
Academic Press, Inc.
United States
Publication History
Published: 01 May 1999
Author Tags
Qualifiers
- Research-article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 18 Jan 2025