- Author:
- Trung A. Diep
No abstract available.
Cited By
- Weaver C, Larson E and Austin T Effective support of simulation in computer architecture instruction Proceedings of the 2002 workshop on Computer architecture education: Held in conjunction with the 29th International Symposium on Computer Architecture, (9-es)
- Utamaphethai N, Blanton R and Shen J (2000). A Buffer-Oriented Methodology for Microarchitecture Validation, Journal of Electronic Testing: Theory and Applications, 16:1-2, (49-65), Online publication date: 1-Feb-2000.
- Diep T, Nelson C and Shen J Performance evaluation of the PowerPC 620 microarchitecture Proceedings of the 22nd annual international symposium on Computer architecture, (163-174)
- Diep T, Nelson C and Shen J (1995). Performance evaluation of the PowerPC 620 microarchitecture, ACM SIGARCH Computer Architecture News, 23:2, (163-174), Online publication date: 1-May-1995.
- Huang A and Shen J A limit study of local memory requirements using value reuse profiles Proceedings of the 28th annual international symposium on Microarchitecture, (71-81)
- Diep T Systematic Validation of Pipeline Interlock for Superscalar Microarchitectures Proceedings of the Twenty-Fifth International Symposium on Fault-Tolerant Computing
Recommendations
Microarchitecture of HaL's CPU
COMPCON '95: Proceedings of the 40th IEEE Computer Society International ConferenceThe HaL PM1 CPU is the first implementation of the 64-bit SPARC Version 9 instruction set architecture. The processor utilizes superscalar instruction issue, register renaming, and a dataflow model of execution. Instructions can complete out-of-order ...
Microarchitecture description techniques
MICRO 15: Proceedings of the 15th annual workshop on MicroprogrammingA procedure is outlined for describing the microarchitecture of a horizontal processor such that a retargetable Microprogram Compiler System can incorporate the description to generate microcode for that processor. The microarchitecture description ...
Microarchitecture of the Godson-2 processor
The Godson project is the first attempt to design high performance general-purpose microprocessors in China. This paper introduces the microarchitecture of the Godson-2 processor which is a 64-bit, 4-issue, out-of-order execution RISC processor that ...