[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/90897.90928guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Provably correct critical paths

Published: 01 June 1989 Publication History

Abstract

No abstract available.

Cited By

View all
  • (1997)Partial scan delay fault testing of asynchronous circuitsProceedings of the 1997 IEEE/ACM international conference on Computer-aided design10.5555/266388.266622(728-735)Online publication date: 13-Nov-1997
  • (1994)Exact minimum cycle times for finite state machinesProceedings of the 31st annual Design Automation Conference10.1145/196244.196294(100-105)Online publication date: 6-Jun-1994
  • (1993)Delay fault coverage and performance tradeoffsProceedings of the 30th international Design Automation Conference10.1145/157485.164970(446-452)Online publication date: 1-Jul-1993
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings
Proceedings of the decennial Caltech conference on VLSI on Advanced research in VLSI
June 1989
377 pages
ISBN:0262192829

Publisher

MIT Press

Cambridge, MA, United States

Publication History

Published: 01 June 1989

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 13 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (1997)Partial scan delay fault testing of asynchronous circuitsProceedings of the 1997 IEEE/ACM international conference on Computer-aided design10.5555/266388.266622(728-735)Online publication date: 13-Nov-1997
  • (1994)Exact minimum cycle times for finite state machinesProceedings of the 31st annual Design Automation Conference10.1145/196244.196294(100-105)Online publication date: 6-Jun-1994
  • (1993)Delay fault coverage and performance tradeoffsProceedings of the 30th international Design Automation Conference10.1145/157485.164970(446-452)Online publication date: 1-Jul-1993
  • (1993)Circuit delay models and their exact computation using Timed Boolean FunctionsProceedings of the 30th international Design Automation Conference10.1145/157485.164625(128-134)Online publication date: 1-Jul-1993
  • (1992)Valid clocking in wavepipelined circuitsProceedings of the 1992 IEEE/ACM international conference on Computer-aided design10.5555/304032.304162(518-525)Online publication date: 8-Nov-1992
  • (1992)Circuit structure relations to redundancy and delayProceedings of the 29th ACM/IEEE Design Automation Conference10.5555/113938.149425(245-248)Online publication date: 1-Jul-1992
  • (1991)Is redundancy necessary to reduce delayProceedings of the 27th ACM/IEEE Design Automation Conference10.1145/123186.128295(228-234)Online publication date: 3-Jan-1991
  • (1991)Timing analysis in precharge/unate networksProceedings of the 27th ACM/IEEE Design Automation Conference10.1145/123186.123239(124-129)Online publication date: 3-Jan-1991
  • (1989)Efficient algorithms for computing the longest viable path in a combinational networkProceedings of the 26th ACM/IEEE Design Automation Conference10.1145/74382.74476(561-567)Online publication date: 1-Jun-1989

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media