More Web Proxy on the site http://driver.im/

Article

Modelling SAMIPS: A Synthesisable Asynchronous MIPS Processor

Authors:

G. TheodoropoulosAuthors Info & Claims

ANSS '04: Proceedings of the 37th annual symposium on Simulation

Page 205

Published: 18 April 2004 Publication History

Abstract

The last fifteen years have witnessed a resurgence ofinterest in asynchronous digital design techniques as theypromise to liberate VLSI systems from clock skew problems,offer the potential for low power and high performanceand encourage a modular design philosophy whichmakes incremental technological migration a much easiertask. This activity has revealed a need for modelling andsimulation techniques suitable for the asynchronous designstyle. The concurrent process algebra Communication SequentialProcesses (CSP) is increasingly advocated as particularlysuitable for this purpose. This paper discusses themodelling of SAMIPS, a synthesisable asynchronous MIPSprocessor core, in Balsa, a CSP-based, asynchronous hardwaredescription language and synthesis tool.

References

[1]

{1} The Balsa Asynchronous Synthesis System, http://www.cs.man.ac.uk/apt/projects/ Balsa/index.html

[2]

{2} Beister, J., Eckstein, G., Wollowski, R., "CASCADE: A Tool Kernel Supporting a Comprehensive Design Method for Asynchronous Controllers", Proceedings of ICATPN 2000, Aarhus, DK.

Digital Library

[3]

{3} Berkel, K. van, "Handshake circuits - an Asynchronous Architecture for VLSI Programming", Cambridge International Series on Parallel Computers, Cambridge University Press, Cambridge, 1993.

Digital Library

[4]

{4} Brunvand, E., Starkey, M., "An Integrated Environment for the Design and Simulation of Self Timed Systems", Proceedings of VLSI'91, 1991, pp. 4a.2.1-4a.3.1.

[5]

{5} Chu, T.A., "Synthesis of Self-timed VLSI Circuits from Graph-theoretic Specifications", Ph.D. thesis, Massachusetts Institute of Technology, MA, US, June 1987.

[6]

{6} Cogency Technology Inc., http://www.cogency.com

[7]

{7} Cortadella, J., Kishinevsky, M., C.E., "Petrify: a tool for manipulating concurrent specifications and synthesis of asynchronous controllers", IEICE Transactions on Informations and Systems, pp. 315-325, 1997.

[8]

{8} Davis, A., Nowick, S.M., "Synthesizing Asynchronous Circuits: Practice and Experience", Asynchronous Digital Circuit Design, 1995, pp. 104-150.

[9]

{9} Ebergen, J.C., "A Formal Approach to Designing Delay-Insensitive Circuits", Distributed Computing, 5 (3), 1991, pp. 107-119.

Digital Library

[10]

{10} Endecott, P.B., Furber, S.B., "Modelling and Simulation of Asynchronous Systems using the LARD Hardware Description Language", Proceedings of the 12th European Simulation Multiconference, Manchester, 1998, Society for Computer Simulation International, pp. 39-43.

Digital Library

[11]

{11} Fuhrer, R.M., Jha, N.K., C.E., "MINIMALIST: An Environment for the Synthesis, Verification and Testability of Burst-Mode Asynchronous Machines", Tech. Report CUCS-020-99, Department of Computer Science, Columbia University, NY, US, July 1999.

[12]

{12} Gopalakrishnan, G., Akella, V., "Specification, Simulation, and Synthesis of Self-Timed Circuits", Proceedings of the 26th Hawaii International Conference on System Sciences, 1993, pp. 399-408.

[13]

{13} Hassoun, S., Marculescu, D., "Towards GALS Design Methodologies", Proceedsings of FMGALS'2003, Italy, Sep. 2003.

[14]

{14} Hoare, C.A.R., Communicating Sequential Processes, Prentice Hall International, 1985.

Digital Library

[15]

{15} Hulgaard, H., Burns, S.M., "Bounded Delay Timing Analysis of a Class of CSP Programs with Choice", Proceedings of the International Symposium on Advanced Research in Asynchronous Circuits and Systems, 1994.

[16]

{16} Josephs, M.B., Udding, J.T., "Delay-Insensitive Circuits: An Algebraic Approach to their Design", LTNC, Vol. 458, 1990, pp. 342-366.

Digital Library

[17]

{17} Liu, Y., Aldwinckle, J., C.E., "Designing Parallel Specifications in CCS", Proceedings of the Canadian Conference on Electrical and Computer Engineering, Vancouver, 1993.

[18]

{18} Martin, A.J., "Synthesis of Asynchronous VLSI Circuits", J. Staunstrup, editor, Formal Methods for VLSI Design (North Holland, 1990).

[19]

{19} C.E. Molnar, T-P. Fang, "Synthesis of Reliable Speed-Independent Circuit Modules: I. General Method for Specification of Module-Environment Interaction and Derivation of a Circuit Realisation, Tech. Report 297, Computer Systems Laboratory, Institute for Biomedical Computing, Washington University, St. Louis, 1983.

[20]

{20} An Integrated Framework for Distributed Simulation and Formal Verification of Asynchronous Hardware, EPSRC Project No. GR/S1109/01 & GRS11084/01 http://www. cs.bham.ac.uk/research/parlard/

[21]

{21} Patterson, D.A., Hennessy, J.L., Computer Organization & Design, second edition, Morgan Kaufmam, 1997.

Digital Library

[22]

{22} Rosenblum, L.Y., Yakovlev, A.V., "Signal graphs: from self-time to timed ones" Proceedings of International Workshop on Timed Petri Nets, Torino, Italy, pp. 199-207, July 1985.

Digital Library

[23]

{23} Sentovich, E.M., Singh, K.J., C.E., "SIS: A System for Sequential Circuit Synthesis", Tech. Report UCB/ERL. M92/41(May 1992), Department of Electrical Engineering and Computer Science, University of California, Berkely, CA, USA.

[24]

{24} Spars, J., Furber, S., Principles of Asynchronous Circuit Design - A Systems Perspective Kluwer Academic Publishers, Hardcover ISBN 0-7923-7613-7, 2001.

[25]

{25} Theodoropoulos G., Woods, J.V., Occam: An Asynchronous Hardware Description Language?", Proceedings of the 23rd IEEE Euromicro Conference on New Frontiers of Information Technology, Budapest, Hungary, September 1997.

[26]

{26} Theodoropoulos, G., "Modelling and Distributed Simulation of Asynchronous Hardware", Simulation Practice and Theory Journal, Elsevier. Volume 7, Issue 8, 15 March 2000, Pages 741-767.

[27]

{27} Theodoropoulos, G., "Simulating Asynchronous Hardware on Multiprocessor Platforms", Concurrency-Practice and Experience Journal, John Wiley and Sons Ltd Publishers. Volume 13, Issue 10, Date: 25 August 2001, Pages: 869- 904.

[28]

{28} Theodoropoulos, G. "Distributed Simulation of Asynchronous Hardware: The Program Driven Synchronisation Protocol", Journal of Parallel and Distributed Computing, Special Issue on "Parallel and Distributed Discrete Event Simulation--An Emerging Technology", Academic Press. Volume 62, Issue 4, April 2002, Pages 622-655.

Digital Library

[29]

{29} Theodoropoulos, G., "Modelling an Asynchronous Micro-processor", Transactions of the Society for Computer Simulation International. To appear.

[30]

{30} Theodoropoulos, G., "Modelling and Simulation of Computer Systems", Editorial, International Journal of Simulation Systems, Science & Technology Special Issue on: Modelling and Simulation of Computer Systems, Volume 4, Numbers 3-4, September 2003, pp. 1-3.

[31]

{31} Van Berkel, C.H., Kessels, J., C.E., "The VLSI-Programming Language Tangram and its Translation into Handshake Circuits", Proceedings of EDAC, 1991, pp. 384- 389.

Digital Library

[32]

{32} VERSIFY Release 2.0, http://www.ac.upc.es/ vlsi/versify/

[33]

{33} Woods, J.V., Day,P., C.E., "AMULET1: An Asynchronous ARM Microprocessor", IEEE Transactions on Computers 46 (4)(1997) pp.385-398.

Digital Library

[34]

{34} Ykman-Couvreur, C., Lin, B., De Man, H., "ASSASSIN: a synthesis system for asynchronous control circuits", Tech. report IMEC Laboratory, Sep. 1994.

[35]

{35} Yun, K.Y., Dill, D.L., Nowick, S.M., "Synthesis of 3D Asynchronous State Machines", Proceedings of ICCD'92: VLSI in Computers and Processors, Cambridge, MA, US, pp.346-350, October 1992.

Digital Library

[36]

{36} Zhang, Q., Theodoropoulos, G., "Towards an Asynchronous MIPS R3000 Processor", Proceedings of ACSAC'2003, Janpan, Sep. 2003.

Cited By

Tsirogiannis ETheodoropoulos GChen DZhang QJanin LEdwards D(2006)A Framework for Distributed Simulation of Asynchronous Handshake CircuitsProceedings of the 39th annual Symposium on Simulation10.1109/ANSS.2006.5(214-222)Online publication date: 2-Apr-2006
https://dl.acm.org/doi/10.1109/ANSS.2006.5
Colmenar JGarnica OLanchares JHidalgo JMiñana GLopez S(2006)Sim-asyncProceedings of the 12th international conference on Parallel Processing10.1007/11823285_51(495-505)Online publication date: 28-Aug-2006
https://dl.acm.org/doi/10.1007/11823285_51

Index Terms

Modelling SAMIPS: A Synthesisable Asynchronous MIPS Processor
1. Hardware
  1. Very large scale integration design
    1. VLSI system specification and constraints
2. Software and its engineering
  1. Software notations and tools
    1. System description languages
      1. Design languages

Recommendations

Behavioral modelling: Implications for philosophy

The modelling approach is proposed as a novel way to make progress in the discipline of Philosophy. In this arena, the special advantages of modelling, i.e., the use of unique mathematical and algorithmic specifications of technical terms, could be of ...
Formal Asynchronous Systems Modelling

In this paper a formal model for asynchronous systems behaviour is presented which is suited for representing all levels of abstraction appearing in the design process. Based on a structural abstraction of asynchronous computation systems called ...
Formal modelling and verification of GALS systems using GRL and CADP
Abstract
A GALS (Globally Asynchronous, Locally Synchronous) system consists of several synchronous components that evolve concurrently and interact with each other asynchronously. The design of GALS systems is tedious and error-prone due to the high ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image ACM Conferences

ANSS '04: Proceedings of the 37th annual symposium on Simulation

April 2004

275 pages

ISBN:076952110X

Copyright © Copyright (c) 2004 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.

Sponsors

SIGSIM: ACM Special Interest Group on Simulation and Modeling

Publisher

IEEE Computer Society

United States

Publication History

Published: 18 April 2004

Check for updates

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

2
Total Citations
View Citations
313
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 31 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

Tsirogiannis ETheodoropoulos GChen DZhang QJanin LEdwards D(2006)A Framework for Distributed Simulation of Asynchronous Handshake CircuitsProceedings of the 39th annual Symposium on Simulation10.1109/ANSS.2006.5(214-222)Online publication date: 2-Apr-2006
https://dl.acm.org/doi/10.1109/ANSS.2006.5
Colmenar JGarnica OLanchares JHidalgo JMiñana GLopez S(2006)Sim-asyncProceedings of the 12th international conference on Parallel Processing10.1007/11823285_51(495-505)Online publication date: 28-Aug-2006
https://dl.acm.org/doi/10.1007/11823285_51

View Options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Full Access

Get this Publication

View options

PDF

View or Download as a PDF file.

eReader

View online with eReader.

Media

Figures

Other

Tables

View Table of Contents