Future Design Tools for Platform FPGAs
Abstract
According to current projections, programmable platforms will dominate ASIC design starts as the semiconductor industry moves to 90-nm process technology and beyond. In this paper we assess the implications of this trend and explore the impact it will have on system-level design methodologies for FPGAs. We review current research and practice in system-level design and attempt to assess how much of the ASIC experience will be relevant to future FPGA designers.
Index Terms
- Future Design Tools for Platform FPGAs
Recommendations
Domain-Specific Language for HW/SW Co-design for FPGAs
DSL '09: Proceedings of the IFIP TC 2 Working Conference on Domain-Specific LanguagesThis article describes FSMLanguage, a domain-specific language for HW/SW co-design targeting platform FPGAs. Modern platform FPGAs provide a wealth of configurable logic in addition to embedded processors, distributed RAM blocks, and DSP slices in order ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
September 2003
ISBN:076952009X
Copyright © Copyright (c) 2003 Institute of Electrical and Electronics Engineers, Inc. All rights reserved.
Sponsors
Publisher
IEEE Computer Society
United States
Publication History
Published: 08 September 2003
Check for updates
Qualifiers
- Article
Conference
SBCCI03
Sponsor:
Acceptance Rates
Overall Acceptance Rate 133 of 347 submissions, 38%
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 15 Jan 2025