[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/839297.843947guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

Embedded Deterministic Test for Low-Cost Manufacturing Test

Published: 07 October 2002 Publication History

Abstract

This paper introduces Embedded Deterministic Test (EDT) technology, which reduces manufacturing test cost by providing one to two orders of magnitude reduction in scan test data volume and scan test time. The EDT architecture, the compression algorithm, design flow, experimental results, and silicon implementation are presented.

Cited By

View all
  • (2018)Partially Invariant Patterns for LFSR-Based Generation of Close-to-Functional Broadside TestsACM Transactions on Design Automation of Electronic Systems10.1145/320140523:4(1-18)Online publication date: 29-May-2018
  • (2018)Autonomous Multicycle Tests With Low Storage and Test Application Time OverheadsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.277426937:9(1881-1892)Online publication date: 1-Sep-2018
  • (2017)LFSR-Based Generation of Multicycle TestsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.258768736:3(503-507)Online publication date: 1-Mar-2017
  • Show More Cited By
  1. Embedded Deterministic Test for Low-Cost Manufacturing Test

    Recommendations

    Comments

    Please enable JavaScript to view thecomments powered by Disqus.

    Information & Contributors

    Information

    Published In

    cover image Guide Proceedings
    ITC '02: Proceedings of the 2002 IEEE International Test Conference
    October 2002
    ISBN:0780375432

    Publisher

    IEEE Computer Society

    United States

    Publication History

    Published: 07 October 2002

    Qualifiers

    • Article

    Contributors

    Other Metrics

    Bibliometrics & Citations

    Bibliometrics

    Article Metrics

    • Downloads (Last 12 months)0
    • Downloads (Last 6 weeks)0
    Reflects downloads up to 19 Dec 2024

    Other Metrics

    Citations

    Cited By

    View all
    • (2018)Partially Invariant Patterns for LFSR-Based Generation of Close-to-Functional Broadside TestsACM Transactions on Design Automation of Electronic Systems10.1145/320140523:4(1-18)Online publication date: 29-May-2018
    • (2018)Autonomous Multicycle Tests With Low Storage and Test Application Time OverheadsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2017.277426937:9(1881-1892)Online publication date: 1-Sep-2018
    • (2017)LFSR-Based Generation of Multicycle TestsIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2016.258768736:3(503-507)Online publication date: 1-Mar-2017
    • (2016)Periodic Scan-In States to Reduce the Input Test Data Volume for Partially Functional Broadside TestsACM Transactions on Design Automation of Electronic Systems10.1145/291198322:1(1-22)Online publication date: 27-May-2016
    • (2016)Adapting to Varying Distribution of Unknown Response BitsACM Transactions on Design Automation of Electronic Systems10.1145/283548921:2(1-22)Online publication date: 28-Jan-2016
    • (2010)Run-length-based test data compression techniquesVLSI Design10.1155/2010/6704762010(1-7)Online publication date: 1-Jan-2010
    • (2010)Correlation-based rectangular encodingIEEE Transactions on Very Large Scale Integration (VLSI) Systems10.1109/TVLSI.2009.202588218:10(1483-1492)Online publication date: 1-Oct-2010
    • (2010)On test generation with test vector improvementIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2010.204185329:3(502-506)Online publication date: 1-Mar-2010
    • (2010)On compaction utilizing inter and intra-correlation of unknown statesIEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems10.1109/TCAD.2009.203555029:1(117-126)Online publication date: 1-Jan-2010
    • (2009)A logic built-in self-test architecture that reuses manufacturing compressed scan test patternsProceedings of the 22nd Annual Symposium on Integrated Circuits and System Design: Chip on the Dunes10.1145/1601896.1601923(1-6)Online publication date: 31-Aug-2009
    • Show More Cited By

    View Options

    View options

    Media

    Figures

    Other

    Tables

    Share

    Share

    Share this Publication link

    Share on social media