Transistor Stuck-Open Fault Detection in Multilevel CMOS Circuits
Abstract
- Transistor Stuck-Open Fault Detection in Multilevel CMOS Circuits
Recommendations
Multiple Stuck-Open Fault Detection in CMOS Logic Circuits
Fault-Tolerant ComputingIt is shown that a test set based on two-pattern tests, which are designed to detect single stuck-open faults, can be found that detects all multiple stuck-open faults inside any CMOS gate in the circuit. The concept is extended to three-pattern tests, ...
Testable Realizations for FET Stuck-Open Faults in CMOS Combinational Logic Circuits
In this paper, potential invalidation of stuck-open fault-detecting tests, derived by neglecting circuit delays and charge distribution in CMOS logic circuits, is studied. Several classes of circuits derived from sum of products and product of sums ...
CMOS stuck-open fault detection using single test patterns
DAC '89: Proceedings of the 26th ACM/IEEE Design Automation ConferenceCMOS combinational circuits exhibit sequential behavior in the presence of open faults, thus making it necessary to use two pattern tests. Two or multi-pattern sequences may fail to detect CMOS stuck-open faults in the presence of glitches. The ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
IEEE Computer Society
United States
Publication History
Author Tags
Qualifiers
- Article
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- 0Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0