Article

Free access

Acceleration of Behavioral Simulation on Simulation Specific Machines

Authors:

Hiroshi NagaiAuthors Info & Claims

EDTC '97: Proceedings of the 1997 European conference on Design and Test

Page 373

Published: 17 March 1997 Publication History

PDF eReader

Abstract

Behavioral simulation is faster than gate-level logic simulation, however, the simulation speed is too slow for large systems. Simulation specific machines accelerated simulation by parallel processing. We developed the method to extract parallelism from behavioral descriptions for fast simulation utilizing these machines. We evaluated our methods utilizing CAD accelerator TP5000. By the extraction of the parallelism the simulation speed is accelerated about 7 times.

References

[1]

{1} T. Blank, "A survey of hardware accelerators used in computer aided design," IEEE Design and Test of Computers, 1, pp. 21-39, 1984.

Digital Library

Google Scholar

[2]

{2} F. Hirose, "Simulation Processor SP," Proc. of IEEE International Conference on Computer Aided Design, pp. 484-487, 1987.

Google Scholar

[3]

{3} S. Shimogori, K. Takayama, H. Matsuoka, "TP5000: Reconfigurable Hardware Accelerator for CAD Applications," FUJITSU Sci. Tech. J., 31, 2, pp. 152-160, 1995.

Google Scholar

[4]

{4} F. Hirose, "Performance Evaluation of an Event-Driven Simulation Machine," Proc. of 29th Design Automation Conference, pp. 428-431, 1992.

Digital Library

Google Scholar

[5]

{5} M. Shoji, and F. Hirose, "High-Level VHDL Simulator Running on Logic Simulation Machines," Proc. of VHDL International Users' Forum Spring 1993, pp. 145-154, 1993.

Google Scholar

[6]

{6} M. Shoji, F. Hirose, and K. Takayama, "VHDL compiler of behaviorai descriptions for ultrahigh-speed simulation," Proc. 2nd Asian Pacific Conference on Hardware Description Languages, pp. 85-88, 1994.

Google Scholar

[7]

{7} A.V. Aho, R. Sethi, and J.D. Ullman, "Compilers," Addison-Wesley Publishers, 1986.

Google Scholar

[8]

{8} "IEEE Standard VHDL Language Reference Manual," IEEE Std. 1076-1987. IEEE, New York, NY, 1988.

Google Scholar

[9]

{9} R. Lipsett, C. Schaefer, and C. Ussery, "VHDL: Hardware Description and Design," KIuwer Academic Publishers, Norwell, MA, 1989.

Digital Library

Google Scholar

[10]

{10} J.L. Hennessy and D.A. Patterson, "Computer Architecture: A Quantitative Approach," Morgan Kaufman Publishers, San Mateo, CA, 1990.

Digital Library

Google Scholar

Acceleration of Behavioral Simulation on Simulation Specific Machines
1. Theory of computation
  1. Models of computation
    1. Concurrency

Recommendations

PHOLD performance of conservative synchronization methods for distributed simulation in ns-3
WNS3 '15: Proceedings of the 2015 Workshop on ns-3

The scalability and runtime performance of large-scale discrete event network simulations has been improved previously by spreading processing effort across multiple processors, increasing the provided computational power while decreasing the wallclock ...
Parallel and distributed simulation: an overview
ISCC '95: Proceedings of the IEEE Symposium on Computers and Communications (ISCC'95)

A review of the state of the art in parallel and distributed simulation (PADS) is given. Sample performance results of currently used PADS techniques are presented using a network of workstations. The results demonstrate the capabilities and limitations ...
Data parallel-fault simulation

Fault simulation is a computer-intensive problem. Parallel processing is one method to reduce simulation time. In this paper, we discuss a technique to partition the fault set for fault-parallel simulation on multiple processors. When applied statically,...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

EDTC '97: Proceedings of the 1997 European conference on Design and Test

March 1997

596 pages

ISBN:0818677864

Publisher

IEEE Computer Society

United States

Publication History

Published: 17 March 1997

Check for updates

Author Tags

Qualifiers

Article

Conference

EDTC96

Sponsor:

SIGDA

EDTC96: European Design and Test Conference

March 17 - 20, 1997

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

0
Total Citations
101
Total Downloads

Downloads (Last 12 months)31
Downloads (Last 6 weeks)5

Reflects downloads up to 04 Jan 2025

Other Metrics

View Author Metrics

Citations

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Recommendations

PHOLD performance of conservative synchronization methods for distributed simulation in ns-3

Parallel and distributed simulation: an overview

Data parallel-fault simulation