Cited By
View all- Chlamtac IGanz AKienzle M(1993)An HIPPI Interconnection SystemIEEE Transactions on Computers10.1109/12.20479042:2(138-150)Online publication date: 1-Feb-1993
Design and implementation of a supercomputer frame buffer system
References
[1]
J. D. Foley and A. Van Dam, Fundamentals oJ snterac~i~e c0mpu~er graphics, Addison-Wesley, flea,ling, Mass., 1983.
[2]
W. M. Newman and R. F. Sproull, Principles of interactive compnter graphics, McGraw-Hill, New York, 1973.
[3]
K-H. A. Winkler, J. W. Chalmers, S. W. Hodson, P. R. Woodward, and N. 3. Zabueky, "A numerical laboratory," Physics Today 40(10), October 1987, }pp. 28-37.
[4]
K-H. A. Winlder, S. W. Hod~n, J. W. Chalmers, M. Me. Gowen, mad D. E. Tolmie, "Ultrs-speed graphics for computational science," Cray Channels 9(2), Summer 1987, pp. 4-9.
[5]
T. N. Reed, "Experiences in the design and support of a graphics device driver interface," Eurographics'81 Proceedings, September 1981, pp. 281-289.
[6]
T.N. Reed, "A metafile for ef~cient sequential and random di~l~, of $raphlca," Computer Graphics 16(3), July 1982, pp. 39-43.
Index Terms
- Design and implementation of a supercomputer frame buffer system
Recommendations
Design and implementation of a multicast-buffer ATM switch
ICNP '95: Proceedings of the 1995 International Conference on Network ProtocolsWe propose a multicast-buffer ATM switch, where a dedicated buffer is allocated to store all multicast cells in an ATM switch. We describe the design of the dedicated multicast buffer in an output-buffer ATM switch and in a shared-buffer ATM switch. No ...
Frame Buffer Compression without Color Information Loss
CIT '12: Proceedings of the 2012 IEEE 12th International Conference on Computer and Information TechnologyDue to the 60Hz or higher LCD refresh operations, display controller (DC) reads the pixels out from frame buffer at fixed rate. Accessing frame buffer consumes not only memory bandwidth, but power as well. Thus frame buffer compression (FBC) can ...
Aizu supercomputer: a massively parallel system for virtual reality problems
PAS '95: Proceedings of the First Aizu International Symposium on Parallel Algorithms/Architecture SynthesisThe Aizu supercomputer is a massively parallel system suited to the solution of virtual reality problems and the support of multimedia applications. It employs a highly parallel MIMD architecture using a conflict-free internetwork system. The scalable ...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Sponsors
- SIGARCH: ACM Special Interest Group on Computer Architecture
- IEEE-CS: Computer Society
In-Cooperation
- NSF: National Science Foundation
- NASA: National Aeronatics and Space Administration
- Supercomputer Edu & Resch Ctr: Supercomputer Edu & Resch Ctr
Publisher
IEEE Computer Society Press
Washington, DC, United States
Publication History
Published: 01 November 1988
Check for updates
Qualifiers
- Article
Conference
Supercomputing88
Sponsor:
- SIGARCH
- IEEE-CS
Supercomputing88: International Conference for High Performance Computing, Networking, Storage and Analysis
November 12 - 17, 1988
Florida, Orlando, USA
Acceptance Rates
Overall Acceptance Rate 1,516 of 6,373 submissions, 24%
Upcoming Conference
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 260Total Downloads
- Downloads (Last 12 months)60
- Downloads (Last 6 weeks)14
Reflects downloads up to 28 Feb 2025
Other Metrics
Citations
Cited By
View all- Chlamtac IGanz AKienzle M(1993)An HIPPI Interconnection SystemIEEE Transactions on Computers10.1109/12.20479042:2(138-150)Online publication date: 1-Feb-1993
View Options
Login options
Check if you have access through your login credentials or your institution to get full access on this article.
Sign in