Article

InvX: An Automatic Function Inverter

Authors:

Hessam Khoshnevisan,

K. M. SephtonAuthors Info & Claims

RTA '89: Proceedings of the 3rd International Conference on Rewriting Techniques and Applications

Pages 564 - 568

Published: 03 April 1989 Publication History

Abstract

No abstract available.

Cited By

View all

Almendros-Jiménez JVidal G(2006)Automatic partial inversion of inductively sequential functionsProceedings of the 18th international conference on Implementation and application of functional languages10.5555/1757028.1757043(253-270)Online publication date: 4-Sep-2006
https://dl.acm.org/doi/10.5555/1757028.1757043
Nishida NSakai MSakabe T(2005)Partial inversion of constructor term rewriting systemsProceedings of the 16th international conference on Term Rewriting and Applications10.1007/978-3-540-32033-3_20(264-278)Online publication date: 19-Apr-2005
https://dl.acm.org/doi/10.1007/978-3-540-32033-3_20
Kawabe MGlück R(2005)The program inverter LRinv and its structureProceedings of the 7th international conference on Practical Aspects of Declarative Languages10.1007/978-3-540-30557-6_17(219-234)Online publication date: 10-Jan-2005
https://dl.acm.org/doi/10.1007/978-3-540-30557-6_17
Show More Cited By

Recommendations

Optimized reversible binary-coded decimal adders

Babu and Chowdhury [H.M.H. Babu, A.R. Chowdhury, Design of a compact reversible binary coded decimal adder circuit, Journal of Systems Architecture 52 (5) (2006) 272-282] recently proposed, in this journal, a reversible adder for binary-coded decimals. ...
Hardware Designs for Decimal Floating-Point Addition and Related Operations

Decimal arithmetic is often used in commercial, financial, and Internet-based applications. Due to the growing importance of decimal floating-point (DFP) arithmetic, the IEEE 754 Draft Standard for Floating-Point Arithmetic (IEEE P754) includes ...
Logic Networks of Carry-Save Adders

logic networks of carry-save adders such as high-speed multipliers, multioperand adders, and double-rail input parallel adders are designed based on the parallel adders with a minimum number of NOR gates discussed in [1]. After a discussion of the ...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

RTA '89: Proceedings of the 3rd International Conference on Rewriting Techniques and Applications

April 1989

574 pages

ISBN:3540510818

Editor:
Nachum Dershowitz

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 03 April 1989

Qualifiers

Article

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

4
Total Citations
View Citations
0
Total Downloads

Downloads (Last 12 months)0
Downloads (Last 6 weeks)0

Reflects downloads up to 12 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Almendros-Jiménez JVidal G(2006)Automatic partial inversion of inductively sequential functionsProceedings of the 18th international conference on Implementation and application of functional languages10.5555/1757028.1757043(253-270)Online publication date: 4-Sep-2006
https://dl.acm.org/doi/10.5555/1757028.1757043
Nishida NSakai MSakabe T(2005)Partial inversion of constructor term rewriting systemsProceedings of the 16th international conference on Term Rewriting and Applications10.1007/978-3-540-32033-3_20(264-278)Online publication date: 19-Apr-2005
https://dl.acm.org/doi/10.1007/978-3-540-32033-3_20
Kawabe MGlück R(2005)The program inverter LRinv and its structureProceedings of the 7th international conference on Practical Aspects of Declarative Languages10.1007/978-3-540-30557-6_17(219-234)Online publication date: 10-Jan-2005
https://dl.acm.org/doi/10.1007/978-3-540-30557-6_17
Abramov SGlück R(2002)Principles of inverse computation and the Universal resolving algorithmThe essence of computation10.5555/860256.860270(269-295)Online publication date: 1-Jan-2002
https://dl.acm.org/doi/10.5555/860256.860270

View Options

View options

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Abstract

Cited By

Recommendations

Optimized reversible binary-coded decimal adders

Hardware Designs for Decimal Floating-Point Addition and Related Operations

Logic Networks of Carry-Save Adders

Comments

Information

Published In

Publisher

Publication History

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

Cited By

View options

Login options

Full Access

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations