[go: up one dir, main page]
More Web Proxy on the site http://driver.im/ skip to main content
10.5555/647074.713908guideproceedingsArticle/Chapter ViewAbstractPublication PagesConference Proceedingsacm-pubtype
Article

SPEComp: A New Benchmark Suite for Measuring Parallel Computer Performance

Published: 30 July 2001 Publication History

Abstract

We present a new benchmark suite for parallel computers. SPEComp targets mid-size parallel servers. It includes a number of science/engineering and data processing applications. Parallelism is expressed in the OpenMP API. The suite includes two data sets, Medium and Large, of approximately 1.6 and 4 GB in size. Our overview also describes the organization developing SPEComp, issues in creating OpenMP parallel benchmarks, the benchmarking methodology underlying SPEComp, and basic performance characteristics.

References

[1]
Vishal Aslot. Performance Characterization of the SPEComp Benchmarks. Master's thesis, Purdue University, 2001.
[2]
M. Berry, et. al., The Perfect Club Benchmarks: Effective Performance Evaluation of Supercomputers. Int'l. Journal of Supercomputer Applications, 3(3):5-40, Fall 1989.
[3]
Rudolf Eigenmann, Greg Gaertner, Faisal Saied, and Mark Straka. Performance Evaluation and Benchmarking with Realistic Applications, chapter SPEC HPG Benchmarks: Performance Evaluation with Large-Scale Science and Engineering Applications, pages 40-48. MIT Press, Cambridge, Mass., 2001.
[4]
Rudolf Eigenmann and Siamak Hassanzadeh. Benchmarking with real industrial applications: The SPEC High-Performance Group. IEEE Computational Science & Engineering, 3(1):18-23, Spring 1996.
[5]
Rudolf Eigenmann, Jay Hoeflinger, and David Padua. On the Automatic Parallelization of the Perfect Benchmarks. IEEE Trans. Parallel Distributed Syst., 9(1):5-23, January 1998.
[6]
R. W. Hockney and M. Berry (Editors). PARKBENCH report: Public international benchmarking for parallel computers. Scientific Programming, 3(2):101-146, 1994.
[7]
Steven Cameron Woo, Moriyoshi Ohara, Evan Torrie, Jaswinder Pal Singh, and Anoop Gupta. The SPLASH-2 programs: Characterization and methodological considerations. In Proceedings of the 22nd International Symposium on Computer Architecture, pages 24-36, 1995.

Cited By

View all
  • (2024)Homeostasis: Design and Implementation of a Self-Stabilizing CompilerACM Transactions on Programming Languages and Systems10.1145/364930846:2(1-58)Online publication date: 1-May-2024
  • (2017)DataRaceBenchProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.1145/3126908.3126958(1-14)Online publication date: 12-Nov-2017
  • (2017)Compile-time function memoizationProceedings of the 26th International Conference on Compiler Construction10.1145/3033019.3033024(45-54)Online publication date: 5-Feb-2017
  • Show More Cited By

Recommendations

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

cover image Guide Proceedings
WOMPAT '01: Proceedings of the International Workshop on OpenMP Applications and Tools: OpenMP Shared Memory Parallel Programming
July 2001
184 pages
ISBN:354042346X

Publisher

Springer-Verlag

Berlin, Heidelberg

Publication History

Published: 30 July 2001

Qualifiers

  • Article

Contributors

Other Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

  • Downloads (Last 12 months)0
  • Downloads (Last 6 weeks)0
Reflects downloads up to 24 Dec 2024

Other Metrics

Citations

Cited By

View all
  • (2024)Homeostasis: Design and Implementation of a Self-Stabilizing CompilerACM Transactions on Programming Languages and Systems10.1145/364930846:2(1-58)Online publication date: 1-May-2024
  • (2017)DataRaceBenchProceedings of the International Conference for High Performance Computing, Networking, Storage and Analysis10.1145/3126908.3126958(1-14)Online publication date: 12-Nov-2017
  • (2017)Compile-time function memoizationProceedings of the 26th International Conference on Compiler Construction10.1145/3033019.3033024(45-54)Online publication date: 5-Feb-2017
  • (2017)Survey on Real-Time Networks-on-ChipIEEE Transactions on Parallel and Distributed Systems10.1109/TPDS.2016.262361928:5(1500-1517)Online publication date: 1-May-2017
  • (2016)Improving bank-level parallelism for irregular applicationsThe 49th Annual IEEE/ACM International Symposium on Microarchitecture10.5555/3195638.3195708(1-12)Online publication date: 15-Oct-2016
  • (2016)Yet Another Compressed CacheACM Transactions on Architecture and Code Optimization10.1145/297674013:3(1-25)Online publication date: 17-Sep-2016
  • (2015)Sharer status-based caching in tiled multiprocessor systems-on-chipProceedings of the Symposium on High Performance Computing10.5555/2872599.2872608(67-74)Online publication date: 12-Apr-2015
  • (2015)Reactive tilingProceedings of the 13th Annual IEEE/ACM International Symposium on Code Generation and Optimization10.5555/2738600.2738612(91-102)Online publication date: 7-Feb-2015
  • (2015)The load slice core microarchitectureACM SIGARCH Computer Architecture News10.1145/2872887.275040743:3S(272-284)Online publication date: 13-Jun-2015
  • (2015)Optimizing off-chip accesses in multicoresACM SIGPLAN Notices10.1145/2813885.273798950:6(131-142)Online publication date: 3-Jun-2015
  • Show More Cited By

View Options

View options

Media

Figures

Other

Tables

Share

Share

Share this Publication link

Share on social media