Article

The study of parallel simulation processing based on MPP technology

Authors:

Yang Shi,

Chenxi Zhang,

Chunyuan ZhangAuthors Info & Claims

APDC '97: Proceedings of the 1997 Advances in Parallel and Distributed Computing Conference (APDC '97)

Page 34

Published: 19 March 1997 Publication History

Publisher Site

Abstract

Computer numerical simulation is widely applied in engineering and social fields. It has shown great value in these fields. Small scale simulation applications can be processed on the traditional simulation computer, but with the size of problem increasing, sequential processing cannot meet the requirements. Dynamic real-time simulation and super real-time simulation require high performance simulation computers. In this paper we first analyse the structure of a classical simulation computer AD-100 which was developed by ADI Inc., then a novel structure for a simulation computer which adopts the MPP technology is proposed. At the end of this paper an experimental result is given to test the feasibility of parallel simulation processing.

Recommendations

Parallel simulation of message routing networks
PDP '95: Proceedings of the 3rd Euromicro Workshop on Parallel and Distributed Processing

An implementation of a conservative parallel simulator with deadlock avoidance is presented. Its performance when working with a realistic model of a message routing network is evaluated and contrasted against a sequential simulator. Different factors ...
Parallel gate-level circuit simulation on shared memory architectures
PADS '95: Proceedings of the ninth workshop on Parallel and distributed simulation

This paper presents the results of an experimental study to evaluate the effectiveness of parallel simulation in reducing the execution time of gate-level models of VLSI circuits. Specific contributions of this paper include (i) the design of a gate-...
Parallel gate-level circuit simulation on shared memory architectures

This paper presents the results of an experimental study to evaluate the effectiveness of parallel simulation in reducing the execution time of gate-level models of VLSI circuits. Specific contributions of this paper include (i) the design of a gate-...

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

APDC '97: Proceedings of the 1997 Advances in Parallel and Distributed Computing Conference (APDC '97)

March 1997

ISBN:0818678763

Publisher

IEEE Computer Society

United States

Publication History

Published: 19 March 1997

Author Tags

Qualifiers

Article

Recommendations

Parallel simulation of message routing networks

Parallel gate-level circuit simulation on shared memory architectures

Parallel gate-level circuit simulation on shared memory architectures

Comments

Published In

Publisher

Publication History

Author Tags

Qualifiers

Other Metrics

Article Metrics

Other Metrics

Abstract

Recommendations

Parallel simulation of message routing networks

Parallel gate-level circuit simulation on shared memory architectures

Parallel gate-level circuit simulation on shared memory architectures

Comments

Information

Published In

Publisher

Publication History

Author Tags

Qualifiers

Contributors

Other Metrics

Bibliometrics

Article Metrics

Other Metrics

Citations

View options

Figures

Other

Share

Share this Publication link

Share on social media

Affiliations