Cited By
View all- Siegmund NRosenmüller MApel S(2010)Automating energy optimization with featuresProceedings of the 2nd International Workshop on Feature-Oriented Software Development10.1145/1868688.1868690(2-9)Online publication date: 10-Oct-2010
A framework for estimating and minimizing energy dissipation of embedded HW/SW systems
Authors: 
Yanbing Li, Jörg HenkelAuthors Info & Claims
Abstract
Embedded system design is one of the most challenging tasks in VLSI CAD because of the vast amount of system parameters to fix and the great variety of constraints to meet. In this paper we focus on the constraint of low energy dissipation, an indispensable peculiarity of embedded mobile computing systems. We present the first comprehensive framework that simultaneously evaluates the tradeoffs of energy dissipations of software and hardware such as caches and main memory. Unlike previous work in low power research which focused only on software or hardware, our framework optimizes system parameters to minimize energy dissipation of the overall system. The trade-off between system performance and energy dissipation is also explored. Experimental results show that our Avalanche framework can drastically reduce system energy dissipation.
References
[1]
D. Kirovski, M. Potkonjak, Svstem-Level Synthesis of Low-Power Hard Real-Time Systems, Proc. DAC'97, pp.697-702, 1997.
[2]
B.P. Dave, G. Lakshminarayana. N.K. Jha, COSYN: Hardware-Software Co-Synthesis of Embedded Systems' Proc. DAC97, pp. 703-708, 1997.
[3]
V. Tiwari, S. Malik, A. Wolfe, Instruction Level Power Analysis and Optimization of Software, Kluwer Academic Publishers, Journal of VLSI Signal Processing, pp. 1-18, 1996.
[4]
P.-W. Ong, R.-H. Ynn, Power-Conscious Software Designa framework for modeling software on hardware, IEEE Proc. of Symp. on Low Power Electronics. pp. 36-37, 1994.
[5]
T. Sato, M. Nagamatsu, H. Tago, Power and Performance Simulator: ESP and its Application for 100 MIPS/W Class RISC Design, IEEE Proc. of Symp. on Low Power Electronics, pp. 4647, 1994.
[6]
R. Gonzales, M. Horowitz, Energy Dissipation in General Purpose Processors, IEEE Proc. of Symp. on Low Power Electronics, pp. 12-13, 1993.
[7]
M.B. Kamble, K. Ghose, Analytical Energy Dissipation Models For Low Power Caches, IEEE Proc. of Symposium on Low Power Electronics and Design, pp. 143-148, 1997.
[8]
P.R. Panda, N. D. Dutt, A. Nicolau, Amhitectural Exploration and Optimization of Local Memory in Embedded Systems, Proc. of IEEE International Symposium on System Synthesis, pp. 90-97, 1997.
[9]
I. Hong, D. Kirovski, M. Potkonjak, Potential-Driven Statistical Ordering of Transformations, Proc. DAC'97, pp. 347-352, 1997.
[10]
S.J.E Wilton, N.P. Jouppi, An Enhanced Access and Cycle Time Model for On-Chip Caches, DEC, WRL Research Rep. 93/5,1994.
[11]
Stanford Compiler Group, The SUIF Library: A set of core routines far manipulating SUIF data structures, Stanford University, 1994.
[12]
V. Tiwari. Logic and system design for low power consumption, PhD thesis. Princeton University, Nov. 1996.
[13]
M. D. Hill, J. R. Laurus, A. R. Lebeck et al., WARTS: Wisconsin Architectural Research Tool Set, Computer Science Department University of Wisconsin.
[14]
K. Itoh, K. Sasaki and Y. Nakagome, Trends in Low-Power RAM Circuit Technologies, Pro. of the IEEE, VOL. 83, No. 4, 1995.
[15]
H. Mehta. R. Owens, M.J. Irwin, R. Chen and D. Gnash, Techniques for Low Power Software, IEEE Proc. of Symposium on Low Power Electronics and Design, pp. 72-75, 1997.
[16]
W. Ye, R. Ernst, Th. Benner, J. Henkel, Fast Timing Analysis for Hardware-Software CoSynthesis, Proc. ICCD, pp.452-457, 1993.
Index Terms
- A framework for estimating and minimizing energy dissipation of embedded HW/SW systems
Recommendations
FPGA implementation of a HW/SW platform for multimedia embedded systems
This paper presents a HW/SW platform for embedded video system. It has been designed around an embedded RISC processor and FPGA technologies and provides video input and output interfaces. The configurable platform has been used to implement a real time ...
Domain-Specific Language for HW/SW Co-design for FPGAs
DSL '09: Proceedings of the IFIP TC 2 Working Conference on Domain-Specific LanguagesThis article describes FSMLanguage, a domain-specific language for HW/SW co-design targeting platform FPGAs. Modern platform FPGAs provide a wealth of configurable logic in addition to embedded processors, distributed RAM blocks, and DSP slices in order ...
Energy efficient data access and storage through HW/SW co-design
LCTES '14Massive energy consumption has become a major factor for the design and implementation of datacenters. This has led to numerous academic and industrial efforts to improve the energy efficiency of datacenter infrastructures. As a result, in state-of-the-...
Comments
Please enable JavaScript to view thecomments powered by Disqus.Information & Contributors
Information
Published In
Publisher
Kluwer Academic Publishers
United States
Publication History
Published: 01 June 2001
Qualifiers
- Chapter
Contributors
Other Metrics
Bibliometrics & Citations
Bibliometrics
Article Metrics
- View Citations1Total Citations
- 0Total Downloads
- Downloads (Last 12 months)0
- Downloads (Last 6 weeks)0
Reflects downloads up to 02 Mar 2025
Other Metrics
Citations
Cited By
View all- Siegmund NRosenmüller MApel S(2010)Automating energy optimization with featuresProceedings of the 2nd International Workshop on Feature-Oriented Software Development10.1145/1868688.1868690(2-9)Online publication date: 10-Oct-2010