Article

Free access

Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs

Authors:

Kyoji ChibaAuthors Info & Claims

DAC '86: Proceedings of the 23rd ACM/IEEE Design Automation Conference

Pages 404 - 410

Published: 02 July 1986 Publication History

PDF eReader

Abstract

Placement algorithms optimizing signal delay as well as wirability for high-speed ECL masterslice LSI's are proposed. Equivalent constraints of wire length for clock skew, data path delay, and wired-OR are classified according to upper and lower limits. To maintain such limits, a top-down method utilizing an augmented two-dimensional clustering placement with “scope” and “zone”, which are new concepts representing limits, and an iterative weighted improvement method are presented. Such algorithms are applied to hundreds of 2 K and 5 K gate ECL masterslice LST's for a newly developed high-end mainframe computer, the Hitachi M-680H. Through such algorithms, the physical design is greatly improved by guaranteeing high wirability and improving electrical characteristics.

References

[1]

T. Kozawa, et al.; Automatic Placement Algorithms for High Packing Density VLSI, Proc. of 20th DA Conf., 1983.

Digital Library

Google Scholar

[2]

H. Terai, et al.; Performance Analysis of Automatic Placement and Routing for Large-scale CMOS Masterslices, ICCD, 1983.

Google Scholar

[3]

M. Burstein and M. N. Youssef,; Timing Influenced Layout Design, Proc. of 22rid DA Conf., 1985.

Digital Library

Google Scholar

[4]

A. E. Dunlop, et al.; Chip Layout Optimization Using Critical Path Weighting, Proe. of 21st DA Conf., 1984.

Digital Library

Google Scholar

[5]

K.H. Khokhani, et al.; Placement of Variable Size Circuits On LSI Masterslices, Proc. of 18th DA Conf., 1981.

Digital Library

Google Scholar

[6]

H.Terai, et al.; Automatic Placement and Routing Program for Logic VLSI Design based on Hierarchical layout Method, Proc. of Conf., ICCC, 1982.

Google Scholar

[7]

M. Hanan, et al.; Placement Techniques, Chap.5 in Design Automation of Digital Systems, Vol.1, Prentice-Hall, pp.213-282, 1972.

Google Scholar

[8]

D. M. Schuler, et al.; Clustering and Linear Placement, Proc. of 9th DA Workshop, 1972.

Digital Library

Google Scholar

[9]

B. Kernighan and S. Lin,~ An Efficient Heuristic for Partitioning Graphs, Bell System Technical Journal, Voi.49, 1982.

Google Scholar

[10]

R. Kamikawai, et al. ; Placement and Routing Program for Masterslice LSI~, Proc. of 13th DA Conf., 1976,

Digital Library

Google Scholar

[11]

T. Kozawa, et al.; Advanced LILAC - an Automated Layout Generation System for MOS/LSIs, Proc. of 11th DA Conf., 1974.

Digital Library

Google Scholar

Cited By

View all

Terai HGemma KNagao YSatoh YOhno YLorenzetti M(1994)Basic concept of cooperative timing-driven design automation technology for high speed RISC processorProceedings of the 31st annual Design Automation Conference10.1145/196244.196371(262-269)Online publication date: 6-Jun-1994
https://dl.acm.org/doi/10.1145/196244.196371
Hamada TCheng CChau PDunlop A(1993)PrimeProceedings of the 30th international Design Automation Conference10.1145/157485.165015(531-536)Online publication date: 1-Jul-1993
https://dl.acm.org/doi/10.1145/157485.165015
Gao TVaidya PLiu CSchweikert D(1992)A performance driven macro-cell placement algorithmProceedings of the 29th ACM/IEEE Design Automation Conference10.5555/113938.119627(147-152)Online publication date: 1-Jul-1992
https://dl.acm.org/doi/10.5555/113938.119627
Show More Cited By

Index Terms

Efficient placement algorithms optimizing delay for high-speed ECL masterslice LSIs
1. Applied computing
  1. Physical sciences and engineering
    1. Engineering
2. Hardware

Recommendations

Constraint-driven large-scale circuit placement algorithms
High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits

Presents a very-large-scale-integration (VLSI)-oriented high-speed multiplier design method based on carry-propagation-free addition trees and a circuit technique, so-called multiple-valued current-mode (MVCM) circuits. The carry-propagation-free ...
Algorithms and methodologies for routability-driven vlsi placement

Comments

Please enable JavaScript to view thecomments powered by Disqus.

Information & Contributors

Information

Published In

DAC '86: Proceedings of the 23rd ACM/IEEE Design Automation Conference

July 1986

835 pages

ISBN:0818607025

Chairman:
Don Thomas
IBM, Thomas J. Watson Research Center, Yorktown Heights, NY

Publisher

IEEE Press

Publication History

Published: 02 July 1986

Check for updates

Qualifiers

Article

Acceptance Rates

DAC '86 Paper Acceptance Rate 124 of 300 submissions, 41%;

Overall Acceptance Rate 1,770 of 5,499 submissions, 32%

Upcoming Conference

DAC '25

Sponsor:
sigda

62nd ACM/IEEE Design Automation Conference

June 22 - 26, 2025

San Francisco , CA , USA

Contributors

Other Metrics

View Article Metrics

Bibliometrics & Citations

Bibliometrics

Article Metrics

13
Total Citations
View Citations
136
Total Downloads

Downloads (Last 12 months)39
Downloads (Last 6 weeks)9

Reflects downloads up to 18 Dec 2024

Other Metrics

View Author Metrics

Citations

Cited By

View all

Terai HGemma KNagao YSatoh YOhno YLorenzetti M(1994)Basic concept of cooperative timing-driven design automation technology for high speed RISC processorProceedings of the 31st annual Design Automation Conference10.1145/196244.196371(262-269)Online publication date: 6-Jun-1994
https://dl.acm.org/doi/10.1145/196244.196371
Hamada TCheng CChau PDunlop A(1993)PrimeProceedings of the 30th international Design Automation Conference10.1145/157485.165015(531-536)Online publication date: 1-Jul-1993
https://dl.acm.org/doi/10.1145/157485.165015
Gao TVaidya PLiu CSchweikert D(1992)A performance driven macro-cell placement algorithmProceedings of the 29th ACM/IEEE Design Automation Conference10.5555/113938.119627(147-152)Online publication date: 1-Jul-1992
https://dl.acm.org/doi/10.5555/113938.119627
Ogawa YItoh TMiki YIshii TSato YToyoshima RNewton A(1991)Timing- and constraint-oriented placement for interconnected LSIs in mainframe designProceedings of the 28th ACM/IEEE Design Automation Conference10.1145/127601.127676(253-258)Online publication date: 1-Jun-1991
https://dl.acm.org/doi/10.1145/127601.127676
Terai HGoto FWakai KKozawa TEdagawa MHososaka SHashimoto MNewton A(1991)Basic concepts of timing-oriented design automation for high-performance mainframe computersProceedings of the 28th ACM/IEEE Design Automation Conference10.1145/127601.127663(193-198)Online publication date: 1-Jun-1991
https://dl.acm.org/doi/10.1145/127601.127663
Sutanthavibul SShragowitz ENewton A(1991)Dynamic prediction of critical paths and nets for constructive timing-driven placementProceedings of the 28th ACM/IEEE Design Automation Conference10.1145/127601.127165(632-635)Online publication date: 1-Jun-1991
https://dl.acm.org/doi/10.1145/127601.127165
Terai MTakahashi KSato KSmith R(1991)A new min-cut placement algorithm for timing assurance layout design meeting net length constraintProceedings of the 27th ACM/IEEE Design Automation Conference10.1145/123186.123234(96-102)Online publication date: 3-Jan-1991
https://dl.acm.org/doi/10.1145/123186.123234
Sutanthavibul SShragowitz ESmith R(1991)An adaptive timing-driven layout for high speed VLSIProceedings of the 27th ACM/IEEE Design Automation Conference10.1145/123186.123233(90-95)Online publication date: 3-Jan-1991
https://dl.acm.org/doi/10.1145/123186.123233
Fujihara YSekiyama YIshibashi YYanaka MThomas D(1989)DYNAJUST: an efficient automatic routing technique optimizing delay conditionsProceedings of the 26th ACM/IEEE Design Automation Conference10.1145/74382.74531(791-794)Online publication date: 1-Jun-1989
https://dl.acm.org/doi/10.1145/74382.74531
Jackson MKuh EThomas D(1989)Performance-driven placement of cell based IC'sProceedings of the 26th ACM/IEEE Design Automation Conference10.1145/74382.74444(370-375)Online publication date: 1-Jun-1989
https://dl.acm.org/doi/10.1145/74382.74444
Show More Cited By

View Options

View options

PDF

View or Download as a PDF file.

PDF

eReader

View online with eReader.

eReader

Login options

Check if you have access through your login credentials or your institution to get full access on this article.

Cited By

Index Terms

Recommendations

Constraint-driven large-scale circuit placement algorithms

High-Speed Area-Efficient Multiplier Design Using Multiple-Valued Current-Mode Circuits

Algorithms and methodologies for routability-driven vlsi placement